数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM79C874VC 数据表(PDF) 24 Page - Advanced Micro Devices

部件名 AM79C874VC
功能描述  NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AMD [Advanced Micro Devices]
网页  http://www.amd.com
标志 AMD - Advanced Micro Devices

AM79C874VC 数据表(HTML) 24 Page - Advanced Micro Devices

Back Button AM79C874VC Datasheet HTML 20Page - Advanced Micro Devices AM79C874VC Datasheet HTML 21Page - Advanced Micro Devices AM79C874VC Datasheet HTML 22Page - Advanced Micro Devices AM79C874VC Datasheet HTML 23Page - Advanced Micro Devices AM79C874VC Datasheet HTML 24Page - Advanced Micro Devices AM79C874VC Datasheet HTML 25Page - Advanced Micro Devices AM79C874VC Datasheet HTML 26Page - Advanced Micro Devices AM79C874VC Datasheet HTML 27Page - Advanced Micro Devices AM79C874VC Datasheet HTML 28Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 60 page
background image
24
Am79C874
P R E L I M INARY
Table 3.
Speed and Duplex Capabilities
Notes:
1. MII Register 0 (speed and duplex bits) must be set by the MAC to achieve a link.
2. The advertised abilities in MII Register 4 cannot exceed the abilities of MII Register 1. Auto-Negotiation should always remain
enabled.
3. When Auto-Negotiation is enabled, these bits can be written but will be ignored by the PHY.
Far-End Fault
Auto-Negotiation provides a remote fault capability for
detecting asymmetric link failure. Since 100Base-FX
systems do not use Auto-Negotiation, an alternative,
in-band signaling scheme, Far-End Fault is used to sig-
nal remote fault conditions. Far-End Fault is a stream of
63 consecutive 1s followed by one logic 0. This pattern
is repeated three times. A Far-End Fault will be sig-
naled under three conditions: (1) when no activity is re-
ceived from the link partner, (2) when the clock
recovery circuit detects signal error or PLL lock error,
and (3) when the management entity sets the transmit
FEF bit (MII Register 21, bit 7).
The Far-End Fault mechanism defaults to enable
100BASE-FX mode and disable 100BASE-TX and
10BASE-T modes, and may be controlled by software
after reset.
SQE (Heartbeat)
When the SQE test is enabled, a COL signal with a 5-
15 bit time pulse will be issued after each transmitting
packet. SQE is enabled and disabled via MII Register
16, bit 11.
Loopback Operation
A local loopback and remote loopback are provided for
testing. They can be enabled by writing to either MII
Register 0, bit 14 (Loopback) or MII Register 21, bit 3
(EN_RPBK).
The local loopback routes transmitted data at the out-
put of NRZ-to-NRZI conversion module back to the
receiving path’s clock and data recovery module for
connection to PCS in 5 bits symbol format. This loop-
back is used to check all the connections at the 5-bit
symbol bus side and the operation of analog phase
locked loop. In local loopback, the SD output is forced
to logic one and TX± outputs are tristated.
During local loopback, a 10-Mbps link is sent to the link
partner. In either 100BASE-TX or 10BASE-T loopback
mode, the link for 10 Mbps is forced (Register 21, bit
14) and is seen externally. If packets are transmitted
from the Device Under Test (DUT), the link between the
DUT and link partner is lost. Ceasing transmission
causes the link to go back up.
In remote loopback, incoming data passes through the
equalizer and clock recovery, then loop back to NRZI/
MLT3 conversion module and out to the driver. This
loopback is used to check the device’s connection on
the media side and the operation of its internal adaptive
equalizer, phase-locked loop, and digital wave shape
synthesizer. During remote loopback, signal detect
(SD) output is forced to logic zero. Note that remote
loopback operates only in 100BASE-TX mode.
ANEGA
Tech[2]
Tech[1]
Tech[0]
Speed
Duplex
ANEG-EN
Capabilities/ANEG
(Hardwired on Board)
(Changeable in MII Register 0)
0
0
0
0
Yes (Note 1)
Yes (Note 1)
No
All Capabilities
0
0
0
1
No
No
No
10HD
0
0
1
0
No
No
No
100HD
0
0
1
1
No
No
No
100HD
0
1
0
0
Yes (Note 1)
Yes (Note 1)
No
All Capabilities
0
1
0
1
No
No
No
10FD
0
1
1
0
No
No
No
100FD
0
1
1
1
No
No
No
100FD
1
0
0
0
Yes (Note 3)
Yes (Note 3)
Yes (Note 2)
No Capabilities, ANEG
1
0
0
1
Yes (Note 3)
Yes (Note 3)
Yes (Note 2)
10HD, ANEG
1
0
1
0
Yes (Note 3)
Yes (Note 3)
Yes (Note 2)
100HD, ANEG
1
0
1
1
Yes (Note 3)
Yes (Note 3)
Yes (Note 2)
100HD, 10HD, ANEG
1
1
0
0
Yes (Note 3)
Yes (Note 3)
Yes (Note 2)
No Capabilities, ANEG
1
1
0
1
Yes (Note 3)
Yes (Note 3)
Yes (Note 2)
10FD/HD, ANEG
1
1
1
0
Yes (Note 3)
Yes (Note 3)
Yes (Note 2)
100FD/HD, ANEG
1
1
1
1
Yes (Note 2)
Yes (Note 3)
Yes (Note 2)
All Capabilities, ANEG



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com