AM79C874VC datasheet(37/60 Pages) AMD

37 / 60 page

Am79C874

P R E L I M INARY

Interrupt Control/Status Register (Register 17)

Table 20.

Interrupt Control/Status Register (Register 17)

Note: * See Interrupt Source Table for bit assignments.

Diagnostic Register (Register 18)

Table 21.

Diagnostic Register (Register 18)

Reg

Bit

Name

Description

Read/

Write

Default

Jabber_IE

Jabber Interrupt Enable

Rx_Er_IE

Receive Error Interrupt Enable

Page_Rx_IE

Page Received Interrupt Enable

PD_Fault_IE

Parallel Detection Fault Interrupt Enable

LP_Ack_IE

Link Partner Acknowledge Interrupt Enable

Link_Not_OK_ IE

Link Status Not OK Interrupt Enable

R_Fault_IE

Remote Fault Interrupt Enable

ANeg_Comp_IE

Auto-Negotiation Complete Interrupt Enable

Jabber_Int

This bit is set when a jabber event is detected.

Rx_Er_Int

This bit is set when RX_ER transitions high.

Page_Rx_Int

This bit is set when a new page is received from link partner

during Auto-Negotiation.

PD_Fault_Int

This bit is set for a parallel detection fault.

LP_Ack_Int

This bit is set when an FLP with the acknowledge bit set is

received.

Link_Not_OK Int

This bit is set when link status switches from OK status to Not-OK

(Fail or Ready).

R_Fault_Int

This bit is set when a remote fault is detected.

A_Neg_Comp Int

This bit is set when Auto-Negotiation is complete.

Reg

Bit

Name

Description

Read/

Write

Default

15:12

Reserved

Ignore when read.

DPLX

1 = The result of Auto-Negotiation for Duplex is Full-duplex.

0 = The result of Auto-Negotiation for Duplex is Half-duplex.

Data Rate

1 = The result of Auto-Negotiation for data-rate arbitration is 100

Mbps.

0 = The result of Auto-Negotiation for data-rate arbitration is 10

Mbps.

RX_PASS

Operating in 100BASE-X mode:

1 = A valid signal has been received but the PLL has not

necessarily locked.

0 = A valid signal has not been received.

Operating in 10BASE-T mode:

1 = Manchester data has been detected.

0 = Manchester data has not been detected.

RX_LOCK

1 = Receive PLL has locked onto received signal for selected

data-rate (10BASE-T or 100BASE-X).

0 = Receive PLL has not locked onto received signal.

This bit remains set until it is read.

RO/RC

7:0

Reserved

Ignore when read.

AM79C874VC 数据表(PDF) 37 Page - Advanced Micro Devices

AM79C874VC 数据表(HTML) 37 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载