42

NXP Semiconductors

33982

ADDITIONAL DOCUMENTATION

Additional documentation

Thermal addendum (Rev 4.0)

Introduction

This thermal addendum is provided as a supplement to the 33982 technical datasheet. The

addendum provides thermal performance information that may be critical in the design and

development of system applications. All electrical, application, and packaging information

is provided in the datasheet.

Packaging and Thermal Considerations

This package is a dual die package. There are two heat sources in the package

independently heating with P1 and P2. This results in two junction temperatures, TJ1 and

TJ2, and a thermal resistance matrix with RJAmn.

For m, n =1, RJA11 is the thermal resistance from Junction 1 to the reference temperature

while only heat source 1 is heating with P1.

For m =1, n =2, RJA12 is the thermal resistance from Junction 1 to the reference

temperature while heat source 2 is heating with P2. This applies to RJ21 and RJ22,

respectively.

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This

methodology is not meant to and does not predict the performance of a package in an application-specific environment. Stated values

were obtained by measurement and simulation according to the standards listed below.

Standards

Table 20. Thermal performance comparison

Thermal

Resistance

1 = Power Chip, 2 = Logic Chip [

C/W]

m =1,

n =1

m =1, n =2

m =2, n =1

m =2,

n =2

RJAmn

(1), (2)

20

16

39

RJBmn

(2), (3)

62.0

26

RJAmn

(1), (4)

53

40

73

RJCmn

(5)

<0.5

0.0

1.0

Notes:

1.

Per JEDEC JESD51-2 at natural convection, still air condition.

2.

2s2p thermal test board per JEDEC JESD51-7and

JESD51-5.

3.

Per JEDEC JESD51-8, with the board temperature on the center trace near the

power outputs.

4.

Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.

5.

Thermal resistance between the die junction and the exposed pad, “infinite” heat

sink attached to exposed pad.

High-side Switch

33982

98ARL10521D

98ASA00815D

16-PIN PQFN

12 mm x 12 mm

Note For package dimensions, refer to

98ARL10521D and 98ASA00815D.

TJ1

TJ2

=

RJA11

RJA21

RJA12

RJA22

.

P1

P2