TMS320C6421 datasheet(38/59 Pages) TI

38 / 59 page

www.ti.com

TMS320C6421

Fixed-Point Digital Signal Processor

SPRS346A – JANUARY 2007 – REVISED MARCH 2007

Table 2-20. Multichannel Audio Serial Port (McASP0) Terminal Functions

SIGNAL

TYPE(1)

OTHER(2)(3)

DESCRIPTION

ZWT

ZDU

NAME

NO.

McASP0

AMUTEIN0/

IPD

This pin is multiplexed between McASP0 and GPIO.

I/O/Z

GP[109]

DVDD33

For McASP0, it is McASP0 mute input AMUTEIN0 (I).

AMUTE0/

IPD

This pin is multiplexed between McASP0 and GPIO.

I/O/Z

GP[110]

DVDD33

For McASP0, it is McASP0 mute output AMUTE0 (O/Z).

ACLKR0/CLKX0/

IPD

This pin is multiplexed between McASP0, McBSP0, and GPIO.

I/O/Z

GP[99]

DVDD33

For McASP0, it is McASP0 receive bit clock ACLKR0 (I/O/Z).

This pin is multiplexed between McASP0, McBSP0, and GPIO.

AHCLKR0/CLKR0/

IPD

I/O/Z

For McASP0, it is McASP0 receive high-frequency master clock

GP[101]

DVDD33

AHCLKR0 (I/O/Z).

ACLKX0/

IPD

This pin is multiplexed between McASP0 and GPIO.

I/O/Z

GP[106]

DVDD33

For McASP0, it is McASP0 transmit bit clock ACLKX0 (I/O/Z).

This pin is multiplexed between McASP0 and GPIO.

AHCLKX0/

IPD

I/O/Z

For McASP0, it is McASP0 transmit high-frequency master clock

GP[108]

DVDD33

AHCLKX0 (I/O/Z).

This pin is multiplexed between McASP0, McBSP0, and GPIO.

AFSR0/DR0/

IPD

I/O/Z

For McASP0, it is McASP0 receive frame synchronization AFSX0

GP[100]

DVDD33

(I/O/Z).

This pin is multiplexed between McASP0 and GPIO.

AFSX0/

IPD

I/O/Z

For McASP0, it is McASP0 transmit frame synchronization AFSR0

GP[107]

DVDD33

(I/O/Z).

This pin is multiplexed between McASP0, McBSP0, and GPIO.

AXR0[3]/FSR0/

IPD

I/O/Z

For McASP0, it is McASP0 transmit/receive (TX/RX) data pin 3

GP[102]

DVDD33

AXR0[3] (I/O/Z).

This pin is multiplexed between McASP0, McBSP0, and GPIO.

AXR0[2]/FSX0/

IPD

I/O/Z

For McASP0, it is McASP0 transmit/receive (TX/RX) data pin 2

GP[103]

DVDD33

AXR0[2] (I/O/Z).

This pin is multiplexed between McASP0, McBSP0, and GPIO.

AXR0[1]/DX0/

IPD

I/O/Z

For McASP0, it is McASP0 transmit/receive (TX/RX) data pin 1

GP[104]

DVDD33

AXR0[1] (I/O/Z).

This pin is multiplexed between McASP0 and GPIO.

AXR0[0]/

IPD

I/O/Z

For McASP0, it is McASP0 transmit/receive (TX/RX) data pin 0

GP[105]

DVDD33

AXR0[0] (I/O/Z).

(1)

I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal

(2)

IPD = Internal pulldown, IPU = Internal pullup. For more detailed information on pullup/pulldown resistors and situations where external

pullup/pulldown resistors are required, see Section 3.2.1, Pullup/Pulldown Resistors.

(3)

Specifies the operating I/O supply voltage for each signal

Device Overview

Submit Documentation Feedback

TMS320C6421 数据表(PDF) 38 Page - Texas Instruments

TMS320C6421 数据表(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载

链接网址

TMS320C6421 数据表(PDF) 38 Page - Texas Instruments

TMS320C6421 数据表(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表 下载

链接网址

数据表下载