数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB97C100QFP 数据表(PDF) 17 Page - SMSC Corporation

部件名 USB97C100QFP
功能描述  Multi-Endpoint USB Peripheral Controller
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB97C100QFP 数据表(HTML) 17 Page - SMSC Corporation

Back Button USB97C100QFP Datasheet HTML 13Page - SMSC Corporation USB97C100QFP Datasheet HTML 14Page - SMSC Corporation USB97C100QFP Datasheet HTML 15Page - SMSC Corporation USB97C100QFP Datasheet HTML 16Page - SMSC Corporation USB97C100QFP Datasheet HTML 17Page - SMSC Corporation USB97C100QFP Datasheet HTML 18Page - SMSC Corporation USB97C100QFP Datasheet HTML 19Page - SMSC Corporation USB97C100QFP Datasheet HTML 20Page - SMSC Corporation USB97C100QFP Datasheet HTML 21Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 64 page
background image
SMSC DS – USB97C100
Page 17
Rev. 01/03/2001
MCU REGISTER DESCRIPTION
MCU Runtime Registers
Table 9 - Interrupt 0 Source Register
ISR_0
(0x7F00 - RESET=0x00)
INTERRUPT 0 SOURCE REGISTER
BIT
NAME
R/W
DESCRIPTION
7
IRQ3
R
External interrupt input.
0 = Inactive
1 = Active
6
IRQ2
R
External interrupt input.
0 = Inactive
1 = Active
5
IRQ1
R
External interrupt input.
0 = Inactive
1 = Active
4
IRQ0
R
External interrupt input.
0 = Inactive
1 = Active
3
RX_PKT
R
1 = A Packet Number (PNR) has been successfully queued
on the RXFIFO.
2
TX_EMPTY
R
1 = Whenever an enabled TX Endpoint's FIFO becomes
empty. This will occur when the last queued packet in one of
the 16 TX queues is successfully transferred to the Host.
1
TX_PKT
R
1 = A Packet was successfully transmitted.
0
ISADMA
R
1 = When a selected 8237 channels in
BUS_STAT/BUS_MASK register pair either reached Terminal
Count or have a new DMA Request Pending.
These bits are automatically cleared each time this register is read. Therefore, each time this register is read all
pending interrupts must be serviced before continuing normal operation.
Notes:
TX_EMPTY is useful for warning of USB performance degradation. This interrupt indicates that the next time the
Host polls the affected endpoint, it will receive a NAK for that endpoint, thus reducing effective overall bandwidth
due to retries. Firmware must use TX_STAT A, B, and C to determine which endpoint queue is empty.
When ISADMA causes an interrupt, the 8237 CH_STAT register should also be read and serviced when the bit
causing the interrupt is to be rearmed. When ISR_0 is read and the ISADMA bit is cleared, any other low-to-high
transitions in the BUS_STAT register bits that are not masked will still cause an interrupt.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com