USB97C100QFP datasheet(6/64 Pages) SMSC

6 / 64 page

SMSC DS – USB97C100

Page 6

Rev. 01/03/2001

QFP PIN

NUMBER

SYMBOL

PIN DESCRIPTION

BUFFER

TYPE

102

nMASTER

External Bus master, active low

This signal forces the USB97C100 to immediately tri-state its

external bus, even if internal transactions are not complete. All

shared ISA signals are tri-stated, except 8237 nDACKs, which

can be used in gang mode to provide external bus-master

handshaking. This pin must be used with some handshake

mechanism to avoid data corruption.

21-24

IRQ[3:0]

Interrupt Request 3-0; active high

These signals are driven by ISA devices on the ISA bus to

interrupt the 8051.

XTAL1/

Clock In

24MHz Crystal or clock input.

This pin can be connected to one terminal of the crystal or can

be connected to an external clock when a crystal is not used.

ICLKx

XTAL2

24MHz Crystal

This is the other terminal of the crystal.

OCLKx

EXTCLK

Alternate clock to 8237

An external clock can be used for the internal 8237. This clock

can be used to synchronize the 8237 to other devices.

ICLK

CLKOUT

Clock output.

This clock frequency is the same as the 8051 running clock.

This clock is stopped when the 8051 is stopped. Peripherals

should not use this clock when they are expected to run when

the 8051 is stopped. This clock can be used to synchronize

other devices to the 8051.

USB INTERFACE

77, 79

USBD-

USDB+

USB Upstream Connection signals

These are two point-to-point signals and driven differentially.

IO-U

FLASH INTERFACE

45-52

FD[7:0]

Flash ROM Data Bus

These signals are used to transfer data between 8051 and the

external FLASH.

IO8

75, 74, 68,

65, 64, 69,

70, 63, 73,

43, 72, 71,

62-58,

56-54

FA[19:0]

Flash ROM Address Bus

These signals address memory locations within the FLASH.

nFRD

Flash ROM Read; active low

nFWR

Flash ROM Write; active low

nFCE

Flash ROM Chip Select; active low

FALE

Flash ROM address latch enable

POWER SIGNALS

25,57,76

101,121

VCC

+3.3V power or 5V

VCC3.3

+3.3V power for USB

8, 20, 32,

53, 67, 80,

97, 116

GND

Ground Reference

MISCELLANEOUS

41-34

GPIO[7:0]

General Purpose I/O.

These pins can be configured as inputs or outputs under

software control.

I/O16

USB97C100QFP 数据表(PDF) 6 Page - SMSC Corporation

USB97C100QFP 数据表(HTML) 6 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载