USB97C100QFP datasheet(43/64 Pages) SMSC

43 / 64 page

SMSC DS – USB97C100

Page 43

Rev. 01/03/2001

STAT_B

(0x7F61 - RESET=0x55)

TRANSMIT FIFO STATUS REGISTER B

BIT

NAME

R/W

DESCRIPTION

EP4TX_EMPTY

Endpoint 4 Transmit Packet FIFO Status

Bits [1:0]='11' Invalid

Bits [1:0]='10' Empty (No Packets queued)

Bits [1:0]='01' Full (5 Packets queued)

Bits [1:0]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP4TX_FULL

Table 72 - Transmit FIFO Status Register C

TXSTAT_C

(0x7F62 - RESET=0x55)

TRANSMIT FIFO STATUS REGISTER C

BIT

NAME

R/W

DESCRIPTION

EP11TX_EMPTY

Endpoint 11 Transmit Packet FIFO Status

Bits [7:6]='11' Invalid

Bits [7:6]='10' Empty (No Packets queued)

Bits [7:6]='01' Full (5 Packets queued)

Bits [7:6]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP11TX_FULL

EP10TX_EMPTY

Endpoint 10 Transmit Packet FIFO Status

Bits [5:4]='11' Invalid

Bits [5:4]='10' Empty (No Packets queued)

Bits [5:4]='01' Full (5 Packets queued)

Bits [5:4]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP10TX_FULL

EP9TX_EMPTY

Endpoint 9 Transmit Packet FIFO Status

Bits [3:2]='11' Invalid

Bits [3:2]='10' Empty (No Packets queued)

Bits [3:2]='01' Full (5 Packets queued)

Bits [3:2]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP9TX_FULL

EP8TX_EMPTY

Endpoint 8 Transmit Packet FIFO Status

Bits [1:0]='11' Invalid

Bits [1:0]='10' Empty (No Packets queued)

Bits [1:0]='01' Full (5 Packets queued)

Bits [1:0]='00' Partially Full (1, 2, 3, or 4 Packets queued)

EP8TX_FULL

USB97C100QFP 数据表(PDF) 43 Page - SMSC Corporation

USB97C100QFP 数据表(HTML) 43 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载