AT83C5136-RDTUL datasheet(110/171 Pages) ATMEL

110 / 171 page

110

AT83C5134/35/36

7683B–USB–03/07

Bulk/Interrupt IN Transactions

in Standard Mode

Figure 56. Bulk/Interrupt IN Transactions in Standard Mode

An endpoint will be first enabled and configured before being able to send Bulk or Inter-

rupt packets.

The firmware will fill the FIFO with the data to be sent and set the TXRDY bit in the UEP-

STAX register to allow the USB controller to send the data stored in FIFO at the next IN

request concerning this endpoint. To send a Zero Length Packet, the firmware will set

the TXRDY bit without writing any data into the endpoint FIFO.

Until the TXRDY bit has been set by the firmware, the USB controller will answer a NAK

handshake for each IN requests.

To cancel the sending of this packet, the firmware has to reset the TXRDY bit. The

packet stored in the endpoint FIFO is then cleared and a new packet can be written and

sent.

When the IN packet has been sent and acknowledged by the Host, the TXCMPL bit in

the UEPSTAX register is set by the USB controller. This triggers a USB interrupt if

enabled. The firmware will clear the TXCMPL bit before filling the endpoint FIFO with

new data.

The firmware will never write more bytes than supported by the endpoint FIFO.

All USB retry mechanisms are automatically managed by the USB controller.

DATA0 (n Bytes)

ACK

HOST

UFI

C51

Endpoint FIFO Write Byte 1

NAK

TXCMPL

Endpoint FIFO Write Byte 2

Endpoint FIFO Write Byte n

Set TXRDY

Clear TXCMPL

Endpoint FIFO Write Byte 1

AT83C5136-RDTUL 数据表(PDF) 110 Page - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 110 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载