AT83C5136-RDTUL datasheet(111/171 Pages) ATMEL

111 / 171 page

111

AT83C5134/35/36

7683B–USB–03/07

Bulk/Interrupt IN Transactions

in Ping-pong Mode

Figure 57. Bulk/Interrupt IN Transactions in Ping-pong Mode

An endpoint will be first enabled and configured before being able to send Bulk or Inter-

rupt packets.

The firmware will fill the FIFO bank 0 with the data to be sent and set the TXRDY bit in

the UEPSTAX register to allow the USB controller to send the data stored in FIFO at the

next IN request concerning the endpoint. The FIFO banks are automatically switched,

and the firmware can immediately write into the endpoint FIFO bank 1.

When the IN packet concerning the bank 0 has been sent and acknowledged by the

Host, the TXCMPL bit is set by the USB controller. This triggers a USB interrupt if

enabled. The firmware will clear the TXCMPL bit before filling the endpoint FIFO bank 0

with new data. The FIFO banks are then automatically switched.

When the IN packet concerning the bank 1 has been sent and acknowledged by the

Host, the TXCMPL bit is set by the USB controller. This triggers a USB interrupt if

enabled. The firmware will clear the TXCMPL bit before filling the endpoint FIFO bank 1

with new data.

The bank switch is performed by the USB controller each time the TXRDY bit is set by

the firmware. Until the TXRDY bit has been set by the firmware for an endpoint bank,

the USB controller will answer a NAK handshake for each IN requests concerning this

bank.

Note that in the example above, the firmware clears the Transmit Complete bit (TXC-

MPL) before setting the Transmit Ready bit (TXRDY). This is done in order to avoid the

firmware to clear at the same time the TXCMPL bit for bank 0 and the bank 1.

The firmware will never write more bytes than supported by the endpoint FIFO.

DATA0 (n Bytes)

ACK

HOST

UFI

C51

Endpoint FIFO Bank 0 - Write Byte 1

NACK

TXCMPL

Endpoint FIFO Bank 0 - Write Byte 2

Endpoint FIFO Bank 0 - Write Byte n

Set TXRDY

Endpoint FIFO Bank 1 - Write Byte 1

Endpoint FIFO Bank 1 - Write Byte 2

Endpoint FIFO Bank 1 - Write Byte m

Set TXRDY

DATA1 (m Bytes)

ACK

Endpoint FIFO Bank 0 - Write Byte 1

Endpoint FIFO Bank 0 - Write Byte 2

Endpoint FIFO Bank 0 - Write Byte p

Set TXRDY

Clear TXCMPL

DATA0 (p Bytes)

ACK

TXCMPL

Clear TXCMPL

Endpoint FIFO Bank 1 - Write Byte 1

AT83C5136-RDTUL 数据表(PDF) 111 Page - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 111 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AT83C5136-RDTUL 数据表(PDF) 111 Page - ATMEL Corporation

AT83C5136-RDTUL 数据表(HTML) 111 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载