SC28C94 datasheet(35/38 Pages) PHILIPS

35 / 38 page

Philips Semiconductors

Product specification

SC28C94

Quad universal asynchronous receiver/transmitter (QUART)

1998 Aug 19

addressed register. The generation of DACKN begins with the start

of a bus cycle (Read, Write or Interrupt Acknowledge) and then

requires two edges of the X1 clock plus typically 70ns for its

assertion.

In this mode the writing of data to the QUART registers occurs on

the falling edge of DACKN or the rising edge of the combination of

CEN and WRN which ever occurs first. This requires that the data

to be written to the QUART registers be valid with respect to the

leading edge of the combination of CEN and WRN. (In the

synchronous mode it is the trailing edge)

IACKN updates the CIR (Current Interrupt Register) and places the

Interrupt Vector or Modified Interrupt Vector on the bus if the

Interrupt Vector is used.

The Synchronous Interface

In this mode the DACKN and IACKN are usually not used. Here

data is written to the QUART on the trailing edge of the

combination of CEN and WRN. The placing of data on the bus

during a read cycle begins with the leading edge of the combination

of CEN and RDN.

The read cycle will terminate with the rise of CEN or RDN which

ever one occurs first. In this mode bus cycles are usually setup to be

the minimum time required by the QUART and hence will be faster

than bus cycles that are defined by the DACKN signal. DACKN

should be turned off in this mode.

When IACKN is not used or is not available the command at 2Ah

should be used to update the CIR (Current Interrupt Register). This

Note that the CIR is not updated by IRQN since there could be a

long time between the assertion of IRQN and the start of the

interrupt service routine. During this time it is quite possible that

another interrupt with a higher priority occurs. It is the CIR that

contains the information that describes the interrupt source and its

priority. It is therefor recommended that the first operation upon

entering the interrupt service routine is the updating of the CIR.

(Recall that the contents of the GLOBAL registers reflect the content

of the CIR)

Summary

In the asynchronous mode all of the interface pins are usually used.

The synchronous mode usually will not use the IACKN and DACKN.

However there is no conflict in the quart if both modes are used in

the same application. (i.e. More than one device may control the

QUART) The principles to keep in mind are:

1. When IACKN is not used the CIR should be updated via

command.

2. If DACKN is not used it should be disabled.

3. When in the asynchronous mode be sure DACKN is enabled.

4. With 68xxx type controllers the RDN signal must be generated.

SC28C94 数据表(PDF) 35 Page - NXP Semiconductors

SC28C94 数据表(HTML) 35 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

数据表下载