数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADBMS2950BCCSZ 数据表(PDF) 10 Page - Analog Devices

部件名 ADBMS2950BCCSZ
功能描述  Battery Pack Monitor
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADBMS2950BCCSZ 数据表(HTML) 10 Page - Analog Devices

Back Button ADBMS2950BCCSZ Datasheet HTML 6Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 7Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 8Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 9Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 10Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 11Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 12Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 13Page - Analog Devices ADBMS2950BCCSZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 97 page
background image
ADBMS2950B
Data Sheet
Rev. 0 | Page 10 of 97
SPI SPECIFICATIONS
Operating junction temperature (TJ) = −40°C to +125°C, VDD = 12V, VREG = 5.0V. ISOMD pin is connected low, unless otherwise noted.
Table 14. SPI Interface Specifications
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
DIGITAL OUTPUT VOLTAGE
Pin SDO
Low (VOL,SDO)
0.3
V
Pin SDO sinking 4 mA
DIGITAL INPUT VOLTAGE
Pins CSB, SCK, SDI, and ISOMD
High (VIH)
2.3
V
Low (VIL)
1.2
V
DIGITAL INPUT CURRENT
Pins SDI, ISOMD
1
µA
Pins CSB, SCK
10
µA
Pin voltage = 5V, ISOMD = 0
Pins CSB, SCK
1
µA
Pin voltage = 3.5V, ISOMD = 0
TIMINGS
SCK Period (tCLK)1
0.5
µs
SDI Setup Time before SCK Rising Edge
(t1)
25
ns
SDI Hold Time after SCK Rising Edge (t2)
100
ns
SCK Low (t3)
100
ns
tCLK = t3 + t4 ≥ 0.5 µs
SCK High (t4)
100
ns
tCLK = t3 + t4 ≥ 0.5 µs
CSB Rising Edge to CSB Falling Edge (t5)
2
µs
CSB Rising Edge to SDO Rising (t11)2
200
ns
SCK Rising Edge to CSB Rising Edge (t6)1
0.5
µs
CSB Falling Edge to SCK Rising Edge (t7)1
0.5
µs
SCK Falling Edge to SDO Valid (t8)2
60
ns
1
These timing specifications are dependent on the delay through the cable and include allowances for 50 ns of delay in each direction. A value of 50 ns corresponds to
10 meters of CAT5 cable (which has a velocity of propagation of 66% the speed of light). The use of longer cables requires derating these specifications by the amount
of additional delay.
2
These timing specifications do not include rise or fall time of SDO. Although fall time (which is typically 5 ns due to the internal pull-down transistor) is not a concern,
the rising edge transition time, tRISE, is dependent on the pull-up resistance and load capacitance on the SDO pin. The time constant must be chosen such that SDO
meets the setup time requirements of the BMS controller.
Figure 2. Timing Diagram of 4-Wire SPI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com