| 数据搜索系统,热门电子元器件搜索 |
|
SC16C852LIB 数据表(PDF) 48 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SC16C852LIB 数据表(HTML) 48 Page - NXP Semiconductors |
|
48 / 60 page ![]() SC16C852L_2 © NXP B.V. 2007. All rights reserved. Product data sheet Rev. 02 — 25 January 2007 48 of 60 NXP Semiconductors SC16C852L 1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder Fig 20. Receive ready timing in FIFO mode (16 mode) D0 D1 D2 D3 D4 D5 D6 D7 002aac614 first byte that reaches the trigger level stop bit parity bit td(stop-RXRDY) RXA, RXB RXRDYA, RXRDYB IOR active data ready start bit data bits (0 to 7) active td(IOR-RXRDYH) Fig 21. Receive ready timing in FIFO mode (68 mode) D0 D1 D2 D3 D4 D5 D6 D7 002aac621 first byte that reaches the trigger level stop bit parity bit td(stop-RXRDY) RXA, RXB RXRDYA, RXRDYB CS (read) active data ready start bit data bits (0 to 7) active td(CS-RXRDYH)R |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |