SC16C852LIB datasheet(32/60 Pages) PHILIPS

32 / 60 page

SC16C852L_2

Product data sheet

Rev. 02 — 25 January 2007

32 of 60

NXP Semiconductors

SC16C852L

1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder

7.8 Modem Status Register (MSR)

This register shares the same address as EFCR register. This is a read-only register and

it provides the current state of the control interface signals from the modem, or other

peripheral device to which the SC16C852L is connected. Four bits of this register are

used to indicate the changed information. These bits are set to a logic 1 whenever a

control input from the modem changes state. These bits are set to a logic 0 whenever the

CPU reads this register.

When write, the data will be written to EFCR register.

[1]

Whenever any MSR bit 3:0 is set to logic 1, a Modem Status Interrupt will be generated.

Table 23.

Modem Status Register bits description

Bit

Symbol

Description

MSR[7]

CD. During normal operation, this bit is the complement of the CD input.

Reading this bit in the loopback mode produces the state of MCR[3] (OP2).

MSR[6]

RI. During normal operation, this bit is the complement of the RI input.

Reading this bit in the loopback mode produces the state of MCR[2] (OP1).

MSR[5]

DSR. During normal operation, this bit is the complement of the DSR input.

During the loopback mode, this bit is equivalent to MCR[0] (DTR).

MSR[4]

CTS. During normal operation, this bit is the complement of the CTS input.

During the loopback mode, this bit is equivalent to MCR[1] (RTS).

MSR[3]

∆CD [1]

logic 0 = no CD change (normal default condition)

logic 1 = the CD input to the SC16C852L has changed state since the last

time it was read. A modem Status Interrupt will be generated.

MSR[2]

∆RI [1]

logic 0 = no RI change (normal default condition)

logic 1 = the RI input to the SC16C852L has changed from a logic 0 to a

logic 1. A modem Status Interrupt will be generated.

MSR[1]

∆DSR [1]

logic 0 = no DSR change (normal default condition)

logic 1 = the DSR input to the SC16C852L has changed state since the

last time it was read. A modem Status Interrupt will be generated.

MSR[0]

∆CTS [1]

logic 0 = no CTS change (normal default condition)

logic 1 = the CTS input to the SC16C852L has changed state since the

last time it was read. A modem Status Interrupt will be generated.

SC16C852LIB 数据表(PDF) 32 Page - NXP Semiconductors

SC16C852LIB 数据表(HTML) 32 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载