数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M58PR512LE 数据表(PDF) 52 Page - STMicroelectronics

部件名 M58PR512LE
功能描述  256-Mbit, 512-Mbit or 1-Gbit (횞 16, multiple bank, multilevel, burst) 1.8 V supply Flash memories
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M58PR512LE 数据表(HTML) 52 Page - STMicroelectronics

Back Button M58PR512LE Datasheet HTML 48Page - STMicroelectronics M58PR512LE Datasheet HTML 49Page - STMicroelectronics M58PR512LE Datasheet HTML 50Page - STMicroelectronics M58PR512LE Datasheet HTML 51Page - STMicroelectronics M58PR512LE Datasheet HTML 52Page - STMicroelectronics M58PR512LE Datasheet HTML 53Page - STMicroelectronics M58PR512LE Datasheet HTML 54Page - STMicroelectronics M58PR512LE Datasheet HTML 55Page - STMicroelectronics M58PR512LE Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 119 page
background image
Configuration Register
M58PR256LE, M58PR512LE, M58PR001LE
52/119
7.3
Wait polarity bit (CR10)
The wait polarity bit sets the polarity of the Wait signal used in synchronous burst read
mode.
When:
CR10 = 0, the Wait signal is active Low.
CR10 = 1, the Wait signal is active High.
During synchronous burst read mode the Wait signal indicates whether the data output is
valid or a Wait state must be inserted.
7.4
Wait configuration bit (CR8)
The wait configuration bit is used to control the timing of the Wait output pin, WAIT, in
synchronous burst read mode.
When:
CR8 = 0, the Wait output pin is asserted during the wait state.
CR8 = 1, the Wait output pin is asserted one data cycle before the wait state.
When WAIT is asserted, data is not valid and when WAIT is de-asserted, data is valid.
7.5
Burst length bits (CR2-CR0)
The burst length bits set the number of words to be output during a synchronous burst read
operation as result of a single address latch cycle.
They can be set for 8 words, 16 words, or continuous burst, where all the words are read
sequentially. In continuous burst mode the burst sequence can cross bank boundaries.
In continuous burst mode, the device asserts the Wait signal to indicate that a delay is
necessary before the data is output.
In continuous burst mode, if the starting address is not aligned to the 16-word boundary,
Wait is asserted when the burst sequence crosses the first 16-word boundary. This indicates
that the device needs an internal delay to read the successive words in the array.
Table 15.
X latency settings
fmax
tKmin
X latency
40 MHz
25 ns
4
54 MHz
19 ns
5
66 MHz
15 ns
6
108 MHz
9 ns
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com