M24C64-R datasheet(31/54 Pages) STMICROELECTRONICS

31 / 54 page

DS6638 Rev 36

31/54

M24C64-W M24C64-R M24C64-F M24C64-DF

DC and AC parameters

Table 20. 1 MHz AC characteristics

Symbol

Alt.

Parameter(1)

1. Only for devices identified by the process letter K or T (devices qualified at 1 MHz).

Min.

Max.

Unit

fSCL

Clock frequency

MHz

tCHCL

tHIGH

Clock pulse width high

260

tCLCH

tLOW

Clock pulse width low

500

tXH1XH2

Input signal rise time

(2)

2. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the

I²C specification that the input signal rise and fall times be less than 120 ns when fC < 1 MHz.

(2)

tXL1XL2

Input signal fall time

(2)

tQL1QL2(3)

3. Characterized only, not tested in production.

SDA (out) fall time

20(4)

4. With CL = 10 pF.

120

tDXCH

tSU:DAT Data in setup time

tCLDX

tHD:DAT Data in hold time

tCLQX(5)

5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or

rising edge of SDA.

tDH

Data out hold time

50(6)

6. The previous products were specified with tCLQX longer than 50 ns. it should be noted that any tCLQX value

longer than 50ns offers a safe margin when compared to the I2C-bus specification recommendations.

-ns

tCLQV(7)

7. tCLQV is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 VCC or

0.7 VCC, assuming that the Rbus × Cbus time constant is within the values specified in Figure 16.

tAA

Clock low to next data valid (access time)

450

tCHDL

tSU:STA Start condition setup time

250

tDLCL

tHD:STA Start condition hold time

250

tCHDH

tSU:STO Stop condition setup time

250

tDHDL

tBUF

Time between Stop condition and next Start

condition

500

tWLDL(8)(3)

8. WC=0 set up time condition to enable the execution of a WRITE command.

tSU:WC WC set up time (before the Start condition)

µs

tDHWH(9)(3)

9. WC=0 hold time condition to enable the execution of a WRITE command.

tHD:WC WC hold time (after the Stop condition)

µs

tWR

Write time

tNS(3)

Pulse width ignored (input filter on SCL and

SDA)

-50(10)

10. The previous products were specified with tNS longer than 50 ns. it should be noted that the I2C-bus

specification recommends a tNS value longer than 50ns.

M24C64-R 数据表(PDF) 31 Page - STMicroelectronics

M24C64-R 数据表(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54

数据表下载