数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F272M 数据表(PDF) 147 Page - STMicroelectronics

部件名 ST10F272M
功能描述  16-bit MCU with 256 Kbyte Flash memory and 20 Kbyte RAM
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F272M 数据表(HTML) 147 Page - STMicroelectronics

Back Button ST10F272M Datasheet HTML 143Page - STMicroelectronics ST10F272M Datasheet HTML 144Page - STMicroelectronics ST10F272M Datasheet HTML 145Page - STMicroelectronics ST10F272M Datasheet HTML 146Page - STMicroelectronics ST10F272M Datasheet HTML 147Page - STMicroelectronics ST10F272M Datasheet HTML 148Page - STMicroelectronics ST10F272M Datasheet HTML 149Page - STMicroelectronics ST10F272M Datasheet HTML 150Page - STMicroelectronics ST10F272M Datasheet HTML 151Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 175 page
background image
ST10F272M
Electrical characteristics
147/176
Figure 46.
ST10F272M PLL jitter
24.8.10
PLL lock / unlock
During normal operation, if the PLL gets unlocked for any reason, an interrupt request to the
CPU is generated, and the reference clock (oscillator) is automatically disconnected from
the PLL input: in this way, the PLL goes into free-running mode, providing the system with a
backup clock signal (free running frequency ffree). This feature allows recovery from a crystal
failure occurrence without risking to go into an undefined configuration: The system is
provided with a clock allowing the execution of the PLL unlock interrupt routine in a safe
mode.
The path between reference clock and PLL input can be restored only by a hardware reset,
or by a bidirectional software or watchdog reset event that forces the RSTIN pin low.
Note:
The external RC circuit on RSTIN pin must be properly sized in order to extend the duration
of the low pulse to lock the PLL before the level at RSTIN pin is recognized high: A
bidirectional reset internally drives the RSTIN pin low for just 1024 TCL (definitly not
sufficient to lock the PLL starting from free-running mode).
N (CPU clock periods)
200
400
±5
±1
800
600
1000
1200
1400
0
0
64MHz
±2
±3
±4
24MHz
40MHz
32MHz
16MHz
TJIT
Table 63.
PLL characteristics (VDD = 5V ± 10%, VSS = 0V, TA = -40 to +125°C)
Symbol
Parameter
Conditions
Value
Unit
Min
Max
tPSUP
PLL Start-up time(1)
1.
Not 100% tested, guaranteed by design characterization
Stable VDD and reference clock
300
µs
tLOCK
PLL Lock-in time
Stable VDD and reference clock,
starting from free-running mode
250
µs
TJIT
Single Period Jitter(1)
(cycle to cycle = 2 TCL)
6 sigma time period variation
(peak to peak)
-500
+500
ps
ffree
PLL free running frequency
Multiplication factors: 3, 4
250
2000
kHz
Multiplication factors: 5, 8, 10, 16
500
4000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com