AD4050BCPZ-R2 datasheet(31/67 Pages) AD

31 / 67 page

Data Sheet

AD4050/AD4056

MODES OF OPERATION

analog.com

Rev. A | 31 of 67

SAMPLE MODE

In sample mode, a rising edge of the CNV signal triggers a single

conversion. At the end of the conversion, the AD4050/AD4056

generate a 12-bit result that the digital host reads via the SPI. Table

16 lists the configuration register settings to select sample mode.

Figure 46 shows a typical connection diagram for the AD4050/

AD4056 digital interface, which includes a recommended 200 Ω

series resistor close to the CNV pin.

Figure 47 shows an interface timing diagram for sample mode.

The tCONV specification quantifies the time delay between the CNV

rising edge and the end of conversion. The digital host must wait

for the maximum tCONV delay before asserting CS and reading the

result over the SPI. The RDY signal acts as an optional hardware

interrupt to synchronize SPI reads to the ADC sampling phases

(see the Data Ready Signal section). To ensure optimal perform-

ance, the digital host must also observe the tQUIET specification that

defines the minimum delay between the final SCLK falling edge and

the next CNV rising edge.

By default, the output data are 12-bits long and are clocked out on

the SDO on each SCLK falling edge. Sample mode also offers an

optional sign-extension byte and CRC byte that can be appended to

the 12-bit ADC data. See the ADC Mode Output Data Format sec-

tion for details on the sample mode SDO data formatting options.

In sample mode, the maximum sampling rate (fS) is limited by the

output data rate of the SPI (fODR), which is a function of the output

data length and serial clock frequency (fSCLK). See the Calculating

Serial Interface Output Data Rate section for details on estimating

the maximum achievable fS for the given operating conditions.

When the DEV_EN signal is enabled, the start of the conversion

is delayed by the programmable tPWR_ON delay relative to the CNV

rising edge. See the Device Enable Signal section and Figure 52 for

specific timing details when using the DEV_EN signal.

Figure 46. Sample Mode Example Connection Diagram

Figure 47. Sample Mode Timing Diagram

AD4050BCPZ-R2 数据表(PDF) 31 Page - Analog Devices

AD4050BCPZ-R2 数据表(HTML) 31 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载