数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM263P4 数据表(PDF) 124 Page - Texas Instruments

部件名 AM263P4
功能描述  AM263Px Sitara™ Microcontrollers with Optional Flash-in-Package
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AM263P4 数据表(HTML) 124 Page - Texas Instruments

Back Button AM263P4 Datasheet HTML 120Page - Texas Instruments AM263P4 Datasheet HTML 121Page - Texas Instruments AM263P4 Datasheet HTML 122Page - Texas Instruments AM263P4 Datasheet HTML 123Page - Texas Instruments AM263P4 Datasheet HTML 124Page - Texas Instruments AM263P4 Datasheet HTML 125Page - Texas Instruments AM263P4 Datasheet HTML 126Page - Texas Instruments AM263P4 Datasheet HTML 127Page - Texas Instruments AM263P4 Datasheet HTML 128Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 168 page
background image
(6)
Minimum and maximum delay times for OSPI0_D[7:0] outputs are not defined when Data Training is used to find the optimum data
valid window.
tO4t
tO3t
tO5t
tO2t
tO1t
O6
O6
OSPI_CSn
OSPI_CLK
OSPI_D[i:0]
Figure 6-33. OSPI0 Switching Characteristics – PHY DDR Data Training
6.11.5.12.2.2 OSPI0 Without Data Training
Note
Timing parameters defined in this section are only applicable when data training is not implemented
and DLL delays are configured as described in OSPI DLL Delay Mapping for PHY SDR Timing Modes
and OSPI DLL Delay Mapping for PHY DDR Timing Modes.
6.11.5.12.2.2.1 OSPI0 PHY SDR Timing
6.11.5.12.2.2.1.1 OSPI DLL Delay Mapping for PHY SDR Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BIT
FIELD
DELAY VALUE
Transmit
All Modes
PHY_CONFIG_TX_DLL_DELAY_FLD
0x23
Receive
SDR with Internal PHY Loopback
PHY_CONFIG_RX_DLL_DELAY_FLD
0x2D
SDR with External Board Loopback
PHY_CONFIG_RX_DLL_DELAY_FLD
0xA
6.11.5.12.2.2.1.2 OSPI Timing Requirements - PHY SDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O19
tsu(D-CLK)
Setup time, OSPI0_D[7:0] valid
before active OSPI0_CLK edge
3.3V, SDR with
Internal PHY
Loopback
7
ns
O20
th(CLK-D)
Hold time, OSPI0_D[7:0] valid
after active OSPI0_CLK edge
3.3V, SDR with
Internal PHY
Loopback
0
ns
O21
tsu(D-LBCLK)
Setup time, OSPI0_D[7:0] valid
before active OSPI0_DQS edge
3.3V, SDR with
External Board
Loopback
7
ns
O22
th(LBCLK-D)
Hold time, OSPI0_D[7:0] valid
after active OSPI0_DQS edge
3.3V, SDR with
External Board
Loopback
4.7
ns
AM263P4, AM263P2, AM263P4-Q1, AM263P2-Q1
SPRSP81D – OCTOBER 2023 – REVISED MAY 2025
www.ti.com
124
Submit Document Feedback
Copyright © 2025 Texas Instruments Incorporated
Product Folder Links: AM263P4 AM263P2 AM263P4-Q1 AM263P2-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com