数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L5965 数据表(PDF) 21 Page - STMicroelectronics

部件名 L5965
功能描述  Power management for automotive vision and radar systems
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L5965 数据表(HTML) 21 Page - STMicroelectronics

Back Button L5965 Datasheet HTML 17Page - STMicroelectronics L5965 Datasheet HTML 18Page - STMicroelectronics L5965 Datasheet HTML 19Page - STMicroelectronics L5965 Datasheet HTML 20Page - STMicroelectronics L5965 Datasheet HTML 21Page - STMicroelectronics L5965 Datasheet HTML 22Page - STMicroelectronics L5965 Datasheet HTML 23Page - STMicroelectronics L5965 Datasheet HTML 24Page - STMicroelectronics L5965 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 73 page
background image
Monitor of the Power Good thresholds: are set via SPI (at 5/10% of VBUCK3) and the status is provided via
SPI bit.
Over Current Protection on High Side FET.
Over Temperature detection by a local thermal sensor.
PGND3 loss detection.
BUCK3 fault management:
If a UV/OV fault occurs then the FAULT pin is asserted and the corresponding fault bit is set inside the SPI
register, where it can be read and cleared. RESET_B is asserted in case of UV, according to OTP reset
activation and power up sequence. In case of OV, it is possible to enable or disable the reset for all
regulators together by OTP. The reset moves the device to REC state.
If OT occurs, the power stage is switched OFF with a 16us filter time. The output decreases until UV is
detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding
SPI bit is set and FAULT pin is asserted.
The over current limitation is a cycle by cycle protection: when the fault happens, the corresponding fault
bit (Buck_OC_STAT) is set in the SPI register. This bit doesn't change the regulator behavior. If the fault
happens for 7 consequent cycles, the FAULT pin is asserted (latched).
If PGND3 ground loss occurs, the regulator is turned OFF and the FAULT pin is asserted. RESET_B is
asserted according to OTP reset activation and power up sequence. The device moves to REC state. Until
the fault is present and stored any tentative of turning on the regulator is ignored. BUCK3 can be turned on
again after the fault removal and a Read & Clear cycle.
If this regulator is disabled and not used, VREG3_S and PGND3 pins should be connected to ground.
4.2.5
Post regulator BUCK4
BUCK4 regulator operates using constant frequency peak current mode control. The input voltage (VIN4) is
compatible to the Main regulator output up to 5.5 V. The switching frequency is 2.4 MHz with the possibility to
have Spread Spectrum (enabled by default and disabled via SPI); a phase shift of 270 ° versus BUCK1 is
internally generated. Output voltage is programmable with internal OTP cells to 8 possible values (3.3 V, 1.8 V,
1.35 V, 1.3 V, 1.25 V, 1.2 V, 1.12 V or 1.1 V). The soft start time can be set via SPI. Compensation network is
internal.
BUCK4 regulator provides the following diagnostic:
Monitor of the output voltage by an independent circuit for UV/OV detection: thresholds are set via SPI.
Monitor of the Power Good thresholds: are set via SPI (at 5/10% of VBUCK4) and the status is provided via
SPI bit.
Over Current Protection on High Side FET.
Over Temperature detection by a local Thermal sensor.
PGND4 loss detection.
BUCK4 Fault management:
If a UV/OV fault occurs then the FAULT pin is asserted and the corresponding fault bit is set inside the SPI
register, where can be read and cleared. RESET_B is asserted in case of UV, according to OTP reset
activation and power up sequence. In case of OV, it is possible to enable or disable the reset for all
regulators together by OTP. The reset moves the device to REC state.
If OT occurs, the power stage is switched OFF with a 16 µs filter time. The output decreases until UV is
detected. The regulator goes in REC state and can restart only when OT flag is reset. The corresponding
SPI bit is set and FAULT pin is asserted.
The over current limitation is a cycle by cycle protection: when the fault happens, the corresponding fault
bit (Buck_OC_STAT) is set in the SPI register. This bit doesn't change the regulator behavior. If the fault
happens for 7 consequent cycles, the FAULT pin is asserted (latched).
If PGND4 ground loss occurs, the regulator is turned OFF and the FAULT pin is asserted. RESET_B is
asserted according to OTP reset activation and power up sequence. The device moves to REC state. Until
the fault is present and stored any tentative of turning on the regulator is ignored. BUCK4 can be turned on
again after the fault removal, Read & Clear cycle.
If this regulator is disabled and not used, VREG4_S and PGND4 pins should be connected to ground.
L5965
Voltage regulators and features description
DS12567 - Rev 3
page 21/73



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com