数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L5965 数据表(PDF) 34 Page - STMicroelectronics

部件名 L5965
功能描述  Power management for automotive vision and radar systems
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L5965 数据表(HTML) 34 Page - STMicroelectronics

Back Button L5965 Datasheet HTML 30Page - STMicroelectronics L5965 Datasheet HTML 31Page - STMicroelectronics L5965 Datasheet HTML 32Page - STMicroelectronics L5965 Datasheet HTML 33Page - STMicroelectronics L5965 Datasheet HTML 34Page - STMicroelectronics L5965 Datasheet HTML 35Page - STMicroelectronics L5965 Datasheet HTML 36Page - STMicroelectronics L5965 Datasheet HTML 37Page - STMicroelectronics L5965 Datasheet HTML 38Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 73 page
background image
Table 9. Input CLK, DI
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
Vin L
Input low level
1
V
Vin H
Input high level
2.3
V
Vin Hyst
Input hysteresis
0.2
0.4
V
I in
Pull down current at input
Vin = 1.5 V
3
7
12
µ A
Cin
Input capacitance at input pins CSN, CLK, DI
Guaranteed by design
15
pF
fCLK
SPI input frequency at CLK
1
MHz
Table 10. DI, CLK and CSN timing
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
tCLK
Clock period
1000
ns
tCLKH
Clock high time
400
ns
tCLKL
Clock low time
400
ns
tset CSN
CSN setup time, CSN low before rising edge of CLK
500
ns
tset CLK
CLK setup time, CLK high before rising edge of CSN
500
ns
tset DI
DI setup time
25
ns
thold DI
DI hold time
25
ns
tr in
Rise time of input signal
25
ns
DI, CLK, CSN
tf in
Fall time of input signal
25
ns
DI, CLK, CSN
Table 11. Output DO
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
VDOL
Output low level
IDO = -4 mA
0.3
V
IDOLK
Open Drain leakage current
When DO output=high
-5
5
µA
CDO
Open Drain input capacitance
Guaranteed by design
10
15
pF
Table 12. CSN timing
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit
tCSN_HI,min
Minimum CSN high time
Transfer of SPI-command to Input Register
6
µs
Active mode
tCSNfail
CSN low timeout
20
35
50
ms
5.1
SPI frame CRC generator
The SPI protocol is defined by frames of 32 bits with 5 bits of CRC (Cyclic Redundancy Check) in both input and
output directions. The polynomial calculation implemented is:
g(x)= x^5 + x^2 + 1
the structure of CRC generator is shown in Figure 23. Structure of CRC generator.
Here are the rules:
L5965
SPI frame CRC generator
DS12567 - Rev 3
page 34/73



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com