L5965 datasheet(27/73 Pages) STMICROELECTRONICS

27 / 73 page

It’s recommended to add an external 10 KΩ pull-down resistor on WDI pin to prevent incorrect watchdog

initialization.

The following picture illustrates the watchdog behavior.

Figure 14. Watchdog behavior

Trig=1

Proper trigger in

window mode

WD is working when in ACTIVE mode and OTP bit is enabled

Window

mode

WD off

Long

open

window

WD is stop

WD is working

Shutdown mode

GAPG2306150737PS

The watchdog trigger time is configured by setting SPI. The change of this time is not limited to the Long Open

Window. It can be changed also in "Window mode" state. However, it is suggested to write these bits only during

the long window, in order to avoid watchdog failures. Besides, the first trigger time should be < TLW (160 ms),

after that, next trigger should happen between (previous _Trigger_ time + TSW_min) and (previous _Trigger_ time

+ TSW_max).

Figure 15. Watchdog timing if WD_REC_en = 1

EFW

RSTA

RESET-B

WD-

trigger

Normal operation

Time / ms

Trigger

signal

write

early

trigger

Missing

= missing trigger

= early trigger timing

= correct trigger timing

Normal startup operation and timeout failures

= restart time from REC to INIT then to ACTIVE

RSTA

T = safe trigger window

= early failure window

EFW

T = long open window

GADG1105181220PS

L5965

Voltage regulators and features description

DS12567 - Rev 3

page 27/73

L5965 数据表(PDF) 27 Page - STMicroelectronics

L5965 数据表(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

数据表下载