数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L99ASC03 数据表(PDF) 48 Page - STMicroelectronics

部件名 L99ASC03
功能描述  Brushless / sensorless 3-phase motor pre-driver for automotive applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L99ASC03 数据表(HTML) 48 Page - STMicroelectronics

Back Button L99ASC03 Datasheet HTML 44Page - STMicroelectronics L99ASC03 Datasheet HTML 45Page - STMicroelectronics L99ASC03 Datasheet HTML 46Page - STMicroelectronics L99ASC03 Datasheet HTML 47Page - STMicroelectronics L99ASC03 Datasheet HTML 48Page - STMicroelectronics L99ASC03 Datasheet HTML 49Page - STMicroelectronics L99ASC03 Datasheet HTML 50Page - STMicroelectronics L99ASC03 Datasheet HTML 51Page - STMicroelectronics L99ASC03 Datasheet HTML 52Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 73 page
background image
ST-SPI Protocol
L99ASC03
48/73
DocID023504 Rev 7
Figure 23. SDI frame
Operating codes
The operating code is used to distinguish between different access modes to the registers of
the slave device.
A Write Operation writes the payload data to the addressed register if a write access is
allowed (e.g. Control Register, valid data). In addition, the content of the addressed register
(the data present at Communication Start) is shifted out on the SDO pin.
A Read Operation shifts out the data present in the addressed register at Communication
Start. The payload data is ignored and internal data are not modified. In addition a Burst
Read can be performed.
A Read & Clear Operation will lead to a clear of addressed status bits. The bits to be cleared
are defined first by address, second by payload bits set to ‘1’. In addition, the content of the
addressed register (the data present at Communication Start) is shifted out on the SDO pin.
Status registers that change their status during a communication frame could be cleared by
an ongoing Read & Clear Operation and would be reported neither in the ongoing
communication frame nor in the next communication frame. To avoid missing information
about any status change, it is recommended to clear the status bits that have been already
reported in previous communication frames (Selective Bitwise Clear).
Address
Following the OpCode bits, the six Address bits are a fixed part of the communication frame.
The six bits, in combination with the OpCode, allow access to a 2 x 64-wide address range.
Table 31. Operation codes
OC1
OC0
Description
0
0
Write operation
0
1
Read operation
1
0
Read & Clear operation
1
1
Read Device information



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com