数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADE7166 数据表(PDF) 105 Page - Analog Devices

部件名 ADE7166
功能描述  Single-Phase Energy Measurement IC with 8052 MCU, RTC, and LCD Driver
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADE7166 数据表(HTML) 105 Page - Analog Devices

Back Button ADE7166 Datasheet HTML 101Page - Analog Devices ADE7166 Datasheet HTML 102Page - Analog Devices ADE7166 Datasheet HTML 103Page - Analog Devices ADE7166 Datasheet HTML 104Page - Analog Devices ADE7166 Datasheet HTML 105Page - Analog Devices ADE7166 Datasheet HTML 106Page - Analog Devices ADE7166 Datasheet HTML 107Page - Analog Devices ADE7166 Datasheet HTML 108Page - Analog Devices ADE7166 Datasheet HTML 109Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 144 page
background image
ADE7566/ADE7569/ADE7166/ADE7169
Rev. A | Page 105 of 144
ECON—Flash/EE Memory Control SFR
Programming flash memory is done through the Flash Control
SFR (ECON, 0xB9). This SFR allows the user to read, write, erase,
or verify the 16 kB of flash memory. As a method of security, a
key must be written to the FLSHKY register to initiate any user
access to the flash memory. Upon completion of the flash memory
operation, the FLSHKY register is reset so that it must be written
to prior to another flash memory operation. Requiring the key
to be set before an access to the flash memory decreases the
likelihood of user code or data being overwritten by a program
inappropriately modified during its execution.
The program counter (PC) is held on the instruction where the
ECON register is written to until the flash memory controller is
done performing the requested operation. Then, the PC
increments to continue with the next instruction.
Any interrupt requests that occur while the flash controller is
performing an operation are not handled until the flash operation
is complete. All peripherals, such as timers and counters, continue
to operate as configured throughout the flash memory access.
Table 92. Flash Control SFR (ECON, 0xB9)
Bit
Mnemonic
Value
Description
7 to 0
ECON
1
Write Byte. The value in EDATA is written to the flash memory at the page address given by EADRH and
EADRL. Note that the byte being addressed must be pre-erased.
2
Erase Page. A 512-byte page of flash memory address is erased. The page is selected by the address in
EADRH/EADRL. Any address in the page can be written to EADRH/EADRL to select it for erasure.
3
Erase All. All 16 kB of the flash memory are erased. Note that this command is used during serial and
parallel download modes but should not be executed by user code.
4
Read Byte. The byte in the flash memory addressed by EADRH/EADRL is read into EDATA.
5
Erase Page and Write Byte. The page that holds the byte addressed by EADRH/EADRL is erased. Data in
EDATA is then written to the byte of flash memory addressed by EADRH/EADRL.
8
Protect Code (see the Protecting the Flash Memory section).
Table 93. Flash Key SFR (FLSHKY, 0xBA)
Bit
Mnemonic
Default
Description
7 to 0
FLSHKY
0xFF
The content of this SFR is compared to the flash key, 0x3B. If the two values match, the next ECON
operation is allowed (see the Protecting the Flash Memory section).
Table 94. Flash Protection Key SFR (PROTKY, 0xBB)
Bit
Mnemonic
Default
Description
7 to 0
PROTKY
0xFF
The content of this SFR is compared to the flash memory location at Address 0x3FFA. If the two values
match, the update of the write/erase and read protection set up is allowed (see the Protecting the Flash
Memory section).
If the protection key in the flash is 0xFF, the PROTKY SFR value is not used for comparison. This SFR is
also used to write the protection key in the flash. This is done by writing the desired value in PROTKY
and by writing 0x08 in the ECON SFR. This operation can only be done once.
Table 95. Flash Data SFR (EDATA, 0xBC)
Bit
Mnemonic
Default
Description
7 to 0
EDATA
0
Flash Pointer Data.
Table 96. Flash Write/Erase Protection 0 SFR (PROTB0, 0xBD)
Bit
Mnemonic
Default
Description
7 to 0
PROTB0
0xFF
This SFR is used to write the write/erase protection bits for Page 0 to Page 7 of the flash memory
(see the Protecting the Flash Memory section). Clearing the bits enables the protection.
PROTB0.7
PROTB0.6
PROTB0.5
PROTB0.4
PROTB0.3
PROTB0.2
PROTB0.1
PROTB0.0
Page 7
Page 6
Page 5
Page 4
Page 3
Page 2
Page 1
Page 0
Table 97. Flash Write/Erase Protection 1 SFR (PROTB1, 0xBE)
Bit
Mnemonic
Default
Description
7 to 0
PROTB1
0xFF
This SFR is used to write the write/erase protection bits for Page 8 to Page15 of the flash memory
(see the Protecting the Flash Memory section). Clearing the bits enables the protection.
PROTB1.7
PROTB1.6
PROTB1.5
PROTB1.4
PROTB1.3
PROTB1.2
PROTB1.1
PROTB1.0
Page 15
Page 14
Page 13
Page 12
Page 11
Page 10
Page 9
Page 8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com