STM32F101X6 datasheet(51/74 Pages) STMICROELECTRONICS

51 / 74 page

STM32F101xx

Electrical characteristics

51/74

Figure 21.

I/O AC characteristics definition

5.3.13

NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up

resistor, RPU (see Table 33).

Unless otherwise specified, the parameters given in Table 36 are derived from tests

performed under ambient temperature and VDD supply voltage conditions summarized in

Table 7.

Figure 22.

Recommended NRST pin

protection

The reset network protects the device against parasitic resets.

The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in

Table 36. Otherwise the reset will not be taken into account by the device.

ai14131

10%

90%

50%

tr(IO)out

OUTPUT

EXT ERNAL

ON 50pF

Maximum fr equency is achieved if (tr + tf) £ 2/3)T and if the duty cycle is (45-55%)

10%

50%

90%

when loaded by 50pF

tr(IO)out

Table 36.

NRST pin characteristics

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIL(NRST)

NRST Input low level voltage

–0.5

0.8

VIH(NRST)

NRST Input high level voltage

VDD+0.5

Vhys(NRST)

NRST Schmitt trigger voltage

hysteresis

200

RPU

Weak pull-up equivalent resistor(1)

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to

the series resistance must be minimum

(~10% order)

VIN = VSS

Ω

VF(NRST)

NRST Input filtered pulse(2)

Values guaranteed by design, not tested in production.

100

VNF(NRST) NRST Input not filtered pulse

(2)

300

ai14132b

STM32F10xxx

RPU

NRST(2)

VDD

FILTER

Internal Reset

0.1 µF

External

reset circuit(1)

STM32F101X6 数据表(PDF) 51 Page - STMicroelectronics

STM32F101X6 数据表(HTML) 51 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

数据表下载