| 数据搜索系统,热门电子元器件搜索 |
|
ST7L09 数据表(PDF) 75 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7L09 数据表(HTML) 75 Page - STMicroelectronics |
|
75 / 104 page ![]() ST7L05, ST7L09 75/104 13.3 OPERATING CONDITIONS 13.3.1 General Operating Conditions TA = -40 to +105°C, unless otherwise specified. Figure 42. fCLKIN Maximum Operating Frequency Versus VDD Supply Voltage Note: For further information on clock manage- ment and fCLKIN description, refer to Figure 12 in Section 7 on page 23. 13.3.2 Internal RC Oscillator and PLL The ST7 internal clock can be supplied by an internal RC oscillator and PLL (selectable by option byte). Symbol Parameter Conditions Min Max Unit VDD Supply voltage fOSC = 16 MHz max TA = -40°C to TA max 3.0 5.5 V fCLKIN External clock frequency on CLKIN pin VDD ≥ 3V 0 16 MHz TA Ambient temperature range A Suffix version -40 +85 °C B Suffix version +105 fCLKIN [MHz] SUPPLY VOLTAGE [V] 16 8 4 1 0 2.0 3.3 3.5 4.0 4.5 5.0 FUNCTIONALITY NOT GUARANTEED IN THIS AREA 5.5 FUNCTIONALITY GUARANTEED IN THIS AREA (UNLESS OTHERWISE STATED IN THE TABLES OF PARAMETRIC DATA). 3.0 Section 13.3.2 on page 75 FOR PLL OPERAT- ING RANGE REFER TO Symbol Parameter Conditions Min Typ Max Unit VDD(RC) Internal RC oscillator operating voltage 3.0 5.5 V VDD(x8PLL) x8 PLL operating voltage 3.6 tSTARTUP PLL startup time 60 PLL input clock (fPLL) cycles 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |