数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7L09 数据表(PDF) 97 Page - STMicroelectronics

部件名 ST7L09
功能描述  8-bit MCU for automotive with single voltage Flash memory, data EEPROM, ADC, timers, SPI
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7L09 数据表(HTML) 97 Page - STMicroelectronics

Back Button ST7L09 Datasheet HTML 93Page - STMicroelectronics ST7L09 Datasheet HTML 94Page - STMicroelectronics ST7L09 Datasheet HTML 95Page - STMicroelectronics ST7L09 Datasheet HTML 96Page - STMicroelectronics ST7L09 Datasheet HTML 97Page - STMicroelectronics ST7L09 Datasheet HTML 98Page - STMicroelectronics ST7L09 Datasheet HTML 99Page - STMicroelectronics ST7L09 Datasheet HTML 100Page - STMicroelectronics ST7L09 Datasheet HTML 101Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 104 page
background image
ST7L05, ST7L09
97/104
DEVICE CONFIGURATION AND ORDERING INFORMATION (Cont’d)
OPTION BYTE 1
Bit 7 = Reserved, must always be 1
Bit 6 = PLLOFF PLL disabled
0: PLL enabled
1: PLL disabled (by-passed)
Bit 5 = Reserved, must always be 1
Bit 4 = OSC RC Oscillator selection
0: RC oscillator on
1: RC oscillator off
Note: If the RC oscillator is selected, then to im-
prove clock stability and frequency accuracy, it is
recommended to place a decoupling capacitor,
typically 100nF, between the VDD and VSS pins as
close as possible to the ST7 device.
Table 23. List of Valid Option Combinations
Note: See Clock Management Block diagram in
Figure 12.
Bits 3:2 = Reserved
Bit 1 = WDG SW Hardware or software watchdog
This option bit selects the watchdog type.
0: Hardware (watchdog always enabled)
1: Software (watchdog to be enabled by software)
Bit 0 = WDG HALT Watchdog Reset on Halt
This option bit determines if a RESET is generated
when entering HALT mode while the Watchdog is
active.
0: No Reset generation when entering Halt mode
1: Reset generation when entering Halt mode
Operating conditions
Option Bits
VDD range
Clock Source
PLL
Typ fCPU
OSC
PLLOFF
3.6 to 5.5V
Internal RC 1%
off
1 MHz @ 5V
0
1
x8
8 MHz @ 5V
0
External clock
off
0 to 8 MHz
1
1
x8
8 MHz
0
OPTION BYTE 0
70
OPTION BYTE 1
70
Reserved
SEC1 SEC0
FMP
R
FMP
W
Res.
PLL
OFF
Res.
OSC
Res.
Res.
WDG
SW
WDG
HALT
Default
Value
1
11111
0
011101111
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com