数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7L09 数据表(PDF) 26 Page - STMicroelectronics

部件名 ST7L09
功能描述  8-bit MCU for automotive with single voltage Flash memory, data EEPROM, ADC, timers, SPI
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7L09 数据表(HTML) 26 Page - STMicroelectronics

Back Button ST7L09 Datasheet HTML 22Page - STMicroelectronics ST7L09 Datasheet HTML 23Page - STMicroelectronics ST7L09 Datasheet HTML 24Page - STMicroelectronics ST7L09 Datasheet HTML 25Page - STMicroelectronics ST7L09 Datasheet HTML 26Page - STMicroelectronics ST7L09 Datasheet HTML 27Page - STMicroelectronics ST7L09 Datasheet HTML 28Page - STMicroelectronics ST7L09 Datasheet HTML 29Page - STMicroelectronics ST7L09 Datasheet HTML 30Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 104 page
background image
ST7L05, ST7L09
26/104
SUPPLY, RESET AND CLOCK MANAGEMENT (Cont’d)
7.4 RESET SEQUENCE MANAGER (RSM)
7.4.1 Introduction
The reset sequence manager includes two RE-
SET sources as shown in Figure 14:
External RESET source pulse
Internal WATCHDOG RESET
Note: A reset can also be triggered following the
detection of an illegal opcode or prebyte code. Re-
fer to Section 12.2.1 on page 70 for further details.
These sources act on the RESET pin and it is al-
ways kept low during the delay phase.
The RESET service routine vector is fixed at ad-
dresses FFFEh-FFFFh in the ST7 memory map.
The basic RESET sequence consists of three
phases as shown in Figure 13:
Active Phase depending on the RESET source
256 CPU clock cycle delay
RESET vector fetch
Caution: When the ST7 is unprogrammed or fully
erased, the Flash is blank and the RESET vector
is not programmed. For this reason, it is recom-
mended to keep the RESET pin in low state until
programming mode is entered, in order to avoid-
unwanted behavior.
The 256 CPU clock cycle delay allows the oscilla-
tor to stabilize and ensures that recovery has tak-
en place from the Reset state.
The RESET vector fetch phase duration is two
clock cycles.
If the PLL is enabled by option byte, it outputs the
clock after an additional delay of tSTARTUP (see
Figure 11).
Figure 13. RESET Sequence Phases
Figure 14. ST7L0x Reset Block Diagram
RESET
Active Phase
INTERNAL RESET
256 CLOCK CYCLES
FETCH
VECTOR
RESET
RON
VDD
INTERNAL
RESET
PULSE
GENERATOR
FILTER
Note 1: See “Illegal Opcode Reset” on page 70. for more details on illegal opcode reset conditions.
WATCHDOG RESET
ILLEGAL OPCODE RESET1)
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com