| 数据搜索系统,热门电子元器件搜索 |
|
ST7L09 数据表(PDF) 91 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7L09 数据表(HTML) 91 Page - STMicroelectronics |
|
91 / 104 page ![]() ST7L05, ST7L09 91/104 ADC CHARACTERISTICS (Cont’d) 13.11 8-BIT ADC CHARACTERISTICS Subject to general operating conditions for VDD, fOSC and TA (-40 to +105°C), unless otherwise specified. Notes: 1. Unless otherwise specified, typical data is based on TA = 25°C and VDD -VSS = 5V. They are given only as design guidelines and are not tested. 2. Data based on characterization results, not tested in production. 3. Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 10k Ω). Data based on characterization results, not tested in production. 4. The stabilization time of the AD converter is masked by the first tLOAD. The first conversion after the enable is then always valid. Figure 68. Typical Application with ADC Symbol Parameter Conditions Min2) Typ1) Max2) Unit fADC ADC clock frequency 4 MHz VAIN Conversion voltage range VSS VDD V RAIN External input resistor 103) k Ω CADC Internal sample and hold capacitor VDD = 5V 3 pF tSTAB Stabilization time after ADC enable fCPU = 8 MHz, fADC = 4 MHz 04) µs tCONV Conversion time (tSAMPLE +tHOLD)3 tSAMPLE Sample capacitor loading time 4 1/fADC tHOLD Hold conversion time 8 AINx ST7XX VDD IL ±1µA VT 0.6V VT 0.6V CADC 3pF VAIN RAIN 8-bit A/D Conversion 2k Ω(max) CAIN 1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |