RA4E2 datasheet(35/91 Pages) RENESAS

35 / 91 page

Table 2.20

Timing of recovery from low power modes (2 of 2)

Parameter

Symbol

Min Typ

Max

Unit Test conditions

Recovery time from

Software Standby

mode to Snooze

mode

High-speed mode when system clock source is

HOCO (20 MHz)

tSNZ

—

35*12 70*12 μs

Figure 2.16

High-speed mode when system clock source is

MOCO (8 MHz)

tSNZ

—

11*12 14*12 μs

Note 1. The recovery time is determined by the system clock source. When multiple oscillators are active, the recovery time can be

determined with the following equation:

Total recovery time = recovery time for an oscillator as the system clock source + the longest tSBYOSCWT in the active oscillators

- tSBYOSCWT for the system clock + 2 LOCO cycles (when LOCO is operating) + Subosc is oscillating and MSTPC0 = 0 (CAC

module stop)

Note 2. When the frequency of the crystal is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the

greatest value of the internal clock division setting is 1.

Note 3. When the frequency of PLL is 200 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05) and the greatest

value of the internal clock division setting is 4.

Note 4. When the frequency of the external clock is 24 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and

the greatest value of the internal clock division setting is 1.

Note 5. When the frequency of PLL is 200 MHz (Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00) and the greatest

value of the internal clock division setting is 4.

Note 6. The Sub-clock oscillator frequency is 32.768 kHz and the greatest value of the internal clock division setting is 1.

Note 7. The LOCO frequency is 32.768 kHz and the greatest value of the internal clock division setting is 1.

Note 8. The HOCO frequency is 20 MHz and the greatest value of the internal clock division setting is 1.

Note 9. The PLL frequency is 200 MHz and the greatest value of the internal clock division setting is 4.

Note 10. The MOCO frequency is 8 MHz and the greatest value of the internal clock division setting is 1.

Note 11. In Subosc-speed mode, the sub-clock oscillator or LOCO continues oscillating in Software Standby mode.

Note 12. When the SNZCR.RXDREQEN bit is set to 0, the following time is added as the power supply recovery time: 16 µs (typical), 48 µs

(maximum).

Note 13. The recovery time can be calculated with the equation of tSBYOSCWT + tSBYSEQ. And they can be determined with the following

value and equation. For n, the greatest value is selected from among the internal clock division settings.

Wakeup time TYP

MAX

Unit

tSBYOSCWT

tSBYSEQ

tSBYOSCWT

tSBYSEQ

tSBYMC

(MSTS[7:0]*32 + 3) /

0.262

35 + 18 / fICLK + 4n / fMAIN

(MSTS[7:0]*32 + 14 /

0.236

62 + 18 / fICLK + 4n / fMAIN

µs

tSBYPC

(MSTS[7:0]*32 + 34) /

0.262

35 + 18 / fICLK + 4n / fPLL

(MSTS[7:0]*32 + 45) /

0.236

62 + 18 / fICLK + 4n / fPLL

µs

tSBYEX

35 + 18 / fICLK + 4n / fEXMAIN 62

62 + 18 / fICLK + 4n / fEXMAIN µs

tSBYPE

135

35 + 18 / fICLK + 4n / fPLL

192

62 + 18 / fICLK + 4n / fPLL

µs

tSBYSC

35 + 18 / fICLK + 4n / fSUB

62 + 18 / fICLK + 4n / fSUB

µs

tSBYLO

35 + 18 / fICLK + 4n / fLOCO

62 + 18 / fICLK + 4n / fLOCO

µs

tSBYHO

35 + 18 / fICLK + 4n / fHOCO

62 + 18 / fICLK + 4n / fHOCO

µs

tSBYPH

140

35 + 18 / fICLK + 4n / fPLL

202

62 + 18 / fICLK + 4n / fPLL

µs

tSBYMO

35 + 18 / fICLK + 4n / fMOCO

62 + 18 / fICLK + 4n / fMOCO

µs

RA4E2 Datasheet

2. Electrical Characteristics

R01DS0413EJ0150 Rev.1.50

May 29, 2026

Page 35 of 91

RA4E2 数据表(PDF) 35 Page - Renesas Technology Corp

RA4E2 数据表(HTML) 35 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

RA4E2 数据表(PDF) 35 Page - Renesas Technology Corp

RA4E2 数据表(HTML) 35 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载