| 数据搜索系统,热门电子元器件搜索 |
|
RA4E2 数据表(PDF) 45 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RA4E2 数据表(HTML) 45 Page - Renesas Technology Corp |
|
45 / 91 page ![]() tDr, tDf tSA tOH tLEAD tTD tLAG tH LSB OUT (Last data) DATA MSB OUT MSB IN DATA LSB IN MSB IN LSB OUT tSU tOD tREL MSB OUT SSn input SCKn CKPOL = 1 input SCKn CKPOL = 0 input MISOn output MOSIn input Note: n = 0, 9 Figure 2.32 SCI simple SPI mode timing for slave when CKPH = 0 Table 2.26 SCI timing (3) Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register. Parameter Symbol Min Max Unit Test conditions Simple IIC (Standard mode) SDA input rise time tSr — 1000 ns Figure 2.33 SDA input fall time tSf — 300 ns SDA input spike pulse removal time tSP 0 4 × tIICcyc ns Data input setup time tSDAS 250 — ns Data input hold time tSDAH 0 — ns SCL, SDA capacitive load Cb*1 — 400 pF Simple IIC (Fast mode) SDA input rise time tSr — 300 ns Figure 2.33 SDA input fall time tSf — 300 ns SDA input spike pulse removal time tSP 0 4 × tIICcyc ns Data input setup time tSDAS 100 — ns Data input hold time tSDAH 0 — ns SCL, SDA capacitive load Cb*1 — 400 pF Note: tIICcyc: IIC internal reference clock (IICφ) cycle. Note 1. Cb indicates the total capacity of the bus line. RA4E2 Datasheet 2. Electrical Characteristics R01DS0413EJ0150 Rev.1.50 May 29, 2026 Page 45 of 91 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |