RA4E2 datasheet(23/91 Pages) RENESAS

23 / 91 page

Table 2.7

Operating and standby current (2 of 2)

Parameter

Symbol

Min Typ

Max

Unit Test conditions

Analog

power

supply

current

During 12-bit A/D conversion

AICC,

AIREFH

—

0.8

1.2

—

Temperature sensor

—

0.1

0.2

—

During D/A conversion (per unit)

Without AMP output

—

0.2

0.6

—

With AMP output

—

0.7

1.5

—

Waiting for A/D, D/A conversion (all units)

—

0.5

1.0

—

ADC12, DAC12 in standby modes (all units)*9

—

0.4

µA

—

Reference

power

supply

current

(VREFH0)

During 12-bit A/D conversion (unit 0)

AIREFH0

—

120

µA

—

Waiting for 12-bit A/D conversion (unit 0)

—

0.07

0.5

µA

—

ADC12 in standby modes (unit 0)

—

0.07

0.5

µA

—

USB

operating

current

Full speed

USB

ICCUSBFS

—

4.0

10.0

VCC_USB

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.

Note 3. ICC depends on f (ICLK) as follows.

ICC Max. = 0.24 × f + 37 (max. operation in high-speed mode)

ICC Typ. = 0.07 × f + 2.75 (normal operation in high-speed mode, all peripheral clocks disabled)

ICC Typ. = 0.1 × f + 1.71 (low-speed mode)

ICC Max. = 0.05 × f + 37 (sleep mode)

Note 4. This does not include the BGO operation.

Note 5. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 6. FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (1.56 MHz).

Note 7. FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (3.125 MHz).

Note 8. Reference value

Note 9. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (12-Bit A/D Converter 0 Module Stop bit) is in the

module-stop state.

Note 10. FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (15.6 kHz).

Note 11. PCLKA, PCLKB, PCLKC, and PCLKD are set to divided by 64 (512 Hz). FCLK is the same frequency as that of ICLK.

Note 12. PLL output frequency = 100MHz.

Note 13. PLL output frequency = 200MHz.

Table 2.8

Coremark and normal mode current

Parameter

Symbol

Typ

Unit

Test conditions

Supply Current*1

Coremark*2 *3

ICC

µA/MHz

ICLK = 100 MHz

PCLKA =

PCLKB =

PCLKC =

PCLKD =

FCLK =

1.563 MHz

Normal mode

All peripheral

clocks disabled,

cache on,

while (1) code

executing from

flash*2 *3

All peripheral

clocks disabled,

cache off,

while (1) code

executing from

flash*2 *3

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 3. PLL output frequency = 100MHz.

RA4E2 Datasheet

2. Electrical Characteristics

R01DS0413EJ0150 Rev.1.50

May 29, 2026

Page 23 of 91

RA4E2 数据表(PDF) 23 Page - Renesas Technology Corp

RA4E2 数据表(HTML) 23 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载

链接网址

RA4E2 数据表(PDF) 23 Page - Renesas Technology Corp

RA4E2 数据表(HTML) 23 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表 下载

链接网址

数据表下载