| 数据搜索系统,热门电子元器件搜索 |
|
RA4E2 数据表(PDF) 63 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
RA4E2 数据表(HTML) 63 Page - Renesas Technology Corp |
|
63 / 91 page ![]() Table 2.34 SSIE timing (2 of 2) (1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register. (2) Use pins that have a letter appended to their names, for instance “_A”, “_B” or “_C” to indicate group membership. For the SSIE interface, the AC portion of the electrical characteristics is measured for each group. Parameter Symbol Target specification Unit Comments Min. Max. SSILRCK0/ SSIFS0, SSITXD0, SSIRXD0, SSIDATA0 Input set up time Master tSR 12 — ns Figure 2.54, Figure 2.55 Slave 12 — ns Input hold time Master tHR 8 — ns Slave 15 — ns Output delay time Master tDTR -10 5 ns Slave 0 20 ns Figure 2.54, Figure 2.55 Output delay time from SSILRCK0/ SSIFS0 change Slave tDTRW — 20 ns Figure 2.56*1 AUDIO_CLK Cycle tEXcyc 20 — ns Figure 2.53 High level/ low level tEXL/tEXH 0.4 0.6 tEXcyc Note 1. For slave-mode transmission, SSIE has a path, through which the signal input from the SSILRCK0/SSIFS0 pin is used to generate transmit data, and the transmit data is logically output to the SSITXD0 or SSIDATA0 pin. SSIBCK0 tHC tO, tI tLC tRC tFC Figure 2.52 SSIE clock input/output timing AUDIO_CLK (input) tEXH tEXL tEXr tEXcyc tEXf 1/2 VCC Figure 2.53 Clock input timing RA4E2 Datasheet 2. Electrical Characteristics R01DS0413EJ0150 Rev.1.50 May 29, 2026 Page 63 of 91 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |