数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F268 数据表(PDF) 64 Page - STMicroelectronics

部件名 ST10F268
功能描述  16-BIT MCU WITH 256K BYTE FLASH MEMORY AND 8K BYTE RAM
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F268 数据表(HTML) 64 Page - STMicroelectronics

Back Button ST10F268 Datasheet HTML 60Page - STMicroelectronics ST10F268 Datasheet HTML 61Page - STMicroelectronics ST10F268 Datasheet HTML 62Page - STMicroelectronics ST10F268 Datasheet HTML 63Page - STMicroelectronics ST10F268 Datasheet HTML 64Page - STMicroelectronics ST10F268 Datasheet HTML 65Page - STMicroelectronics ST10F268 Datasheet HTML 66Page - STMicroelectronics ST10F268 Datasheet HTML 67Page - STMicroelectronics ST10F268 Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 74 page
background image
ST10F168
64/74
Notes: 1. RW-delay and tA refer to the following bus cycle.
2. Partially tested, guaranteed by design characterization.
3. Read data is latched with the same clock edge that triggers the address change and the rising RD edge. Therefore address
changes before the end of RD have no impact on read cycles.
t39 SR Latched CS low to Valid Data In
40 + tC + 2tA
3TCL - 20
+ tC + 2tA
ns
t41 CC Latched CS hold after RD, WR
6 + tF
TCL - 14 + tF
–ns
t82 CC Address setup to RdCS, WrCS
(with RW-delay)
26 + 2tA
2TCL - 14 + 2tA
–ns
t83 CC Address setup to RdCS, WrCS
(no RW-delay)
6 + 2tA
TCL -14 + 2tA
–ns
t46 SR RdCS to Valid Data In (with
RW-delay)
16 + tC
2TCL - 24 + tC
ns
t47 SR RdCS to Valid Data In (no
RW-delay)
36 + tC
3TCL - 24 + tC
ns
t48 CC RdCS, WrCS Low Time (with
RW-delay)
30 + tC
2TCL - 10 + tC
–ns
t49 CC RdCS, WrCS Low Time (no
RW-delay)
50 + tC
3TCL - 10 + tC
–ns
t50 CC Data valid to WrCS
26 + tC
2TCL - 14 + tC
–ns
t51 SR Data hold after RdCS
0
–0–
ns
t53 SR Data float after RdCS (with
RW-delay) 2
20 + tF
2TCL - 20 + tF
ns
t68 SR Data float after RdCS (no
RW-delay) 2
–0 + tF
TCL - 20 + tF
ns
t55 CC Address hold after RdCS, WrCS
-10 + tF
-10 + tF
–ns
t57 CC Data hold after WrCS
6 + tF
TCL - 14 + tF
–ns
Table 25 : Demultiplexed bus characteristics (continued)
Symbol
Parameter
Maximum
CPU Clock = 25MHz
Variable CPU Clock
1/2 TCL = 1 to 25MHz
Unit
Minimum
Maximum
Minimum
Maximum



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com