数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F268 数据表(PDF) 56 Page - STMicroelectronics

部件名 ST10F268
功能描述  16-BIT MCU WITH 256K BYTE FLASH MEMORY AND 8K BYTE RAM
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F268 数据表(HTML) 56 Page - STMicroelectronics

Back Button ST10F268 Datasheet HTML 52Page - STMicroelectronics ST10F268 Datasheet HTML 53Page - STMicroelectronics ST10F268 Datasheet HTML 54Page - STMicroelectronics ST10F268 Datasheet HTML 55Page - STMicroelectronics ST10F268 Datasheet HTML 56Page - STMicroelectronics ST10F268 Datasheet HTML 57Page - STMicroelectronics ST10F268 Datasheet HTML 58Page - STMicroelectronics ST10F268 Datasheet HTML 59Page - STMicroelectronics ST10F268 Datasheet HTML 60Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 74 page
background image
ST10F168
56/74
The real minimum value for TCL depends on the
jitter of the PLL. The PLL tunes fCPU to keep it
locked on fXTAL. The relative deviation of TCL is
the maximum when it is refered to one TCL
period. It decreases according to the formula and
to the Figure 19 given below. For
N periods of TCL
the minimum value is computed using the
corresponding deviation DN:
where N = number of consecutive TCL periods
and 1
≤ N ≤ 40. So for a period of 3 TCL periods
(N = 3):
D3
= 4 - 3/15 = 3.8%
3TCLmin =3TCLNOM x (1 - 3.8/100)
=3TCLNOM x 0.962
3TCLmin = (57.72ns at fCPU = 25MHz)
This is especially important for bus cycles using wait
states and e.g. for the operation of timers, serial
interfaces, etc. For all slower operations and longer
periods (e.g. pulse train generation or measurement,
lower Baud rates, etc.) the deviation caused by the
PLL jitter is negligible (see Figure 19).
20.5.8 - External Clock Drive XTAL1
VDD = 5V ± 10%, VSS = 0V, for Q6 version : TA = -40, +85°C and for Q3 version TA = -40, + 125°C, unless
otherwise specified.
Notes: 1. Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal.
2. The input clock signal must reach the defined levels VIL and VIH2.
TCL
MIN
TCL
NOM
1
D
N
100
-------------




×
=
D
N
4N 15
) %
[]
(
±
=
Figure 19 : Approximated maximum PLL jitter
Symbol
Parameter
fCPU = fXTAL
fCPU = fXTAL / 2
fCPU = fXTAL x N
N = 1.5 / 2 / 2.5 / 3 / 4 / 5
Unit
Min.
Max.
Min.
Max.
Min.
Max.
tOSC
SR
Oscillator period
40 1
1000
20
500
40 x N
100 x N
ns
t1
SR
High time
18 2
–6 2
–10 2
–ns
t2
SR
Low time
18 2
–6 2
–10 2
–ns
t3
SR
Rise time
10 2
–6 3
10 2
ns
t4
SR
Fall time
10 2
–6 2
10 2
ns
Figure 20 : External clock drive XTAL1
32
16
8
4
2
±1
±2
±3
±4
Max.jitter [%]
N
This approximated formula is valid for
1 < N < 40 and 10MHz < fCPU < 25MHz.
t1
t3
t4
VIH2
t2
tOSC
VIL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com