数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST10F268 数据表(PDF) 58 Page - STMicroelectronics

部件名 ST10F268
功能描述  16-BIT MCU WITH 256K BYTE FLASH MEMORY AND 8K BYTE RAM
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST10F268 数据表(HTML) 58 Page - STMicroelectronics

Back Button ST10F268 Datasheet HTML 54Page - STMicroelectronics ST10F268 Datasheet HTML 55Page - STMicroelectronics ST10F268 Datasheet HTML 56Page - STMicroelectronics ST10F268 Datasheet HTML 57Page - STMicroelectronics ST10F268 Datasheet HTML 58Page - STMicroelectronics ST10F268 Datasheet HTML 59Page - STMicroelectronics ST10F268 Datasheet HTML 60Page - STMicroelectronics ST10F268 Datasheet HTML 61Page - STMicroelectronics ST10F268 Datasheet HTML 62Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 74 page
background image
ST10F168
58/74
Note: 1. Partially tested, guaranteed by design characterization.
t23 CC Data hold after WR
26 + tF
2TCL - 14 + tF
–ns
t25 CC ALE rising edge after RD, WR
26 + tF
2TCL - 14 + tF
–ns
t27 CC Address / Unlatched CS hold
after RD, WR
26 + tF
2TCL - 14 + tF
–ns
t38 CC ALE falling edge to Latched CS
-4 - tA
10 - tA
-4 - tA
10 - tA
ns
t39 SR Latched CS low to Valid Data In
40 + tC + 2tA
3TCL - 20
+ tC + 2tA
ns
t40 CC Latched CS hold after RD, WR
46 + tF
3TCL - 14 + tF
–ns
t42 CC ALE fall. edge to RdCS, WrCS
(with RW delay)
16 + tA
TCL - 4 + tA
–ns
t43 CC ALE fall. edge to RdCS, WrCS
(no RW delay)
-4 + tA
-4 + tA
–ns
t44 CC Address float after RdCS, WrCS
1
(with RW delay)
–0
0
ns
t45 CC Address float after RdCS, WrCS
1
(no RW delay)
20
TCL
ns
t46 SR RdCS to Valid Data In (with RW
delay)
–16 + tC
2TCL - 24 + tC
ns
t47 SR RdCS to Valid Data In (no RW
delay)
–36 + tC
3TCL - 24 + tC
ns
t48 CC RdCS, WrCS Low Time (with RW
delay)
30 + tC
2TCL - 10 + tC
–ns
t49 CC RdCS, WrCS Low Time (no RW
delay)
50 + tC
3TCL - 10 + tC
–ns
t50 CC Data valid to WrCS
26 + tC
2TCL - 14+ tC
–ns
t51 SR Data hold after RdCS
0–
0
ns
t52 SR Data float after RdCS
1
–20 + tF
2TCL - 20 + tF
ns
t54 CC Address hold after RdCS, WrCS
20 + tF
2TCL - 20 + tF
–ns
t56 CC Data hold after WrCS
20 + tF
2TCL - 20 + tF
–ns
Table 24 : Multiplexed bus characteristics (continued)
Symbol
Parameter
Maximum CPU Clock
25MHz
Variable CPU Clock
1/2 TCL = 1 to 25MHz
Unit
Minimum
Maximum
Minimum
Maximum



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com