| 数据搜索系统,热门电子元器件搜索 |
|
ST7261 数据表(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7261 数据表(HTML) 22 Page - STMicroelectronics |
|
22 / 80 page ![]() ST7261 22/80 7 POWER SAVING MODES 7.1 INTRODUCTION There are three Power Saving modes. Slow Mode is selected by setting the SMS bits in the Miscella- neous register. Wait and Halt modes may be en- tered using the WFI and HALT instructions. After a RESET the normal operating mode is se- lected by default (RUN mode). This mode drives the device (CPU and embedded peripherals) by means of a master clock which is based on the main oscillator frequency divided by 3 and multi- plied by 2 (fCPU). From Run mode, the different power saving modes may be selected by setting the relevant register bits or by calling the specific ST7 software instruction whose action depends on the oscillator status. 7.1.1 Slow Mode In Slow mode, the oscillator frequency can be di- vided by a value defined in the Miscellaneous Register. The CPU and peripherals are clocked at this lower frequency. Slow mode is used to reduce power consumption, and enables the user to adapt clock frequency to available supply voltage. 7.2 WAIT MODE WAIT mode places the MCU in a low power con- sumption mode by stopping the CPU. This power saving mode is selected by calling the “WFI” ST7 software instruction. All peripherals remain active. During WAIT mode, the I bit of the CC register is forced to 0, to enable all interrupts. All other registers and memory re- main unchanged. The MCU remains in WAIT mode until an interrupt or Reset occurs, whereup- on the Program Counter branches to the starting address of the interrupt or Reset service routine. The MCU will remain in WAIT mode until a Reset or an Interrupt occurs, causing it to wake up. Refer to Figure 20. Figure 20. WAIT Mode Flow Chart WFI INSTRUCTION RESET INTERRUPT Y N N Y CPU CLOCK OSCILLATOR PERIPH. CLOCK I-BIT ON ON CLEARED OFF CPU CLOCK OSCILLATOR PERIPH. CLOCK I-BIT ON ON SET ON FETCH RESET VECTOR OR SERVICE INTERRUPT 514 CPU CLOCK CYCLES DELAY IF RESET Note: Before servicing an interrupt, the CC register is pushed on the stack. The I-Bit is set during the inter- rupt routine and cleared when the CC register is popped. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |