ST7261 datasheet(52/80 Pages) STMICROELECTRONICS

52 / 80 page

ST7261

52/80

11.3 OPERATING CONDITIONS

11.3.1 General Operating Conditions

Figure 30. fCPU Maximum Operating Frequency Versus VDD Supply Voltage

11.3.2 Operating Conditions with Low Voltage Detector (LVD)

Subject to general operating conditions for VDD, fCPU, and TA. Refer to Figure 11 on page 14.

Notes:

1. Not tested, guaranteed by design.

2. Not tested in production, guaranteed by characterization.

3. The VDD rise time rate condition is needed to insure a correct device power-on and LVD reset. Not tested in production.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VDD

Operating Supply Voltage

fCPU = 8 MHz

5.5

fCPU

Operating frequency

fOSC = 12MHz

MHz

fOSC = 6MHz

Ambient temperature range

070

°C

fCPU [MHz]

SUPPLY VOLTAGE [V]

2.5

3.0

3.5

4.5

5.5

FUNCTIONALITY

GUARANTEED

IN THIS AREA

NOT GUARANTEED

IN THIS AREA

(UNLESS OTHERWISE

SPECIFIED IN THE

TABLES OF

PARAMETRIC DATA)

Symbol

Parameter

Conditions

Min

Typ 1)

Max

Unit

VIT+

Low Voltage Reset Threshold (VDD rising)

VDD Max. Variation 50V/ms

3.6

3.8

3.95

VIT-

Low Voltage Reset Threshold (VDD falling)

VDD Max. Variation 50V/ms

3.45

3.65

3.8

Vhyst

Hysteresis (VIT+ - VIT-)

120 2)

150 2)

180 2)

VtPOR

VDD rise time rate

0.5

V/ms

ST7261 数据表(PDF) 52 Page - STMicroelectronics

ST7261 数据表(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载