ST7261 datasheet(28/80 Pages) STMICROELECTRONICS

部件名	ST7261

功能描述	LOW SPEED USB 8-BIT MCU WITH 3 ENDPOINTS, ROM MEMORY, LVD, WDG, TIMER

PDF	80 Pages

Scroll/Zoom	100%

制造商	STMICROELECTRONICS [STMicroelectronics]

网页	http://www.st.com

标志

28 / 80 page

ST7261

28/80

I/O PORTS (Cont’d)

8.2.7 Register Description

DATA REGISTER (DR)

Port x Data Register

PxDR with x = A or B.

Read /Write

Reset Value: 0000 0000 (00h)

Bit 7:0 = D[7:0]

Data register 8 bits.

The DR register has a specific behaviour accord-

ing to the selected input/output configuration. Writ-

ing the DR register is always taken into account

even if the pin is configured as an input; this allows

to always have the expected level on the pin when

toggling to output mode. Reading the DR register

returns either the DR register latch content (pin

configured as output) or the digital value applied to

the I/O pin (pin configured as input).

DATA DIRECTION REGISTER (DDR)

Port x Data Direction Register

PxDDR with x = A or B.

Read /Write

Reset Value: 0000 0000 (00h)

Bit 7:0 = DD[7:0]

Data direction register 8 bits.

The DDR register gives the input/output direction

configuration of the pins. Each bit is set and

cleared by software.

0: Input mode

1: Output mode

DD7

DD6

DD5

DD4

DD3

DD2

DD1

DD0

ST7261 数据表(PDF) 28 Page - STMicroelectronics

ST7261 数据表(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

数据表下载