ST92141 datasheet(133/179 Pages) STMICROELECTRONICS

133 / 179 page

133/179

ST92141 - 3-PHASE INDUCTION MOTOR CONTROLLER (IMC)

INDUCTION MOTOR CONTROLLER (Cont’d)

DEAD TIME GENERATOR REGISTER (DTG)

R254 - Read/Write

Reset Value: 0011 1111 (3Fh)

Bit 7:6 = Reserved.

Bit 5:0 = DTG[5:0]

Dead time generator value (N).

The delay is N x INTCLK period multiplied by 2.

If N = 0 the delay is 0.

IMC INTERRUPT VECTOR REGISTER (IMCIVR)

R255 - Read/Write

Reset Value: undefined (17h)

Bit 7:4 = V[3:0]:

Interrupt Vector Base Address.

User programmable interrupt vector bits.

The most significant nibble of the interrupt vector

address is given by V[3:0]. The other nibble is giv-

en by W[3:0] where W[0] is forced to ‘0’ and W[3:1]

are set by hardware according to the Table 26 In-

terrupt Source Address.

Table 26. Interrupt Source Address

Bit 3 = NMI:

Non Maskable Interrupt pending bit.

This bit is set by hardware when an NMI event oc-

curs and the NMIE bit = 1. The NMI bit can be

cleared by software. It cannot be set by software.

As long as this bit is ‘1’ the NMI signal to ST9 is

kept active (high level).

0: No NMI pending

1: NMI pending

Note: As long as the external NMI signal is active

the NMI bit can not be reset.

Bit 2:0 = PL[2:0]: Priority level for the peripheral

interrupt.

DTG5 DTG4 DTG3 DTG2 DTG1 DTG0

NMI

PL2

PL1

PL0

W[3:1]

Interrupt Source

000

ADT Data transfer

001

ZPC Zero event of PWM counter

010

CM0 PWM counter Compare 0

011

CPT Tacho capture

100

CPU Compare U

101

CPV Compare V

110

CPW Compare W

111

OTC Tacho counter overflow

ST92141 数据表(PDF) 133 Page - STMicroelectronics

ST92141 数据表(HTML) 133 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载