| 数据搜索系统,热门电子元器件搜索 |
|
ST92141 数据表(PDF) 137 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92141 数据表(HTML) 137 Page - STMicroelectronics |
|
137 / 179 page ![]() 137/179 ST92141 - SERIAL PERIPHERAL INTERFACE (SPI) SERIAL PERIPHERAL INTERFACE (Cont’d) 7.5.4 Functional Description Figure 73 shows the serial peripheral interface (SPI) block diagram. This interface contains 4 dedicated registers: – A Control Register (CR) – A Prescaler Register (PR) – A Status Register (SR) – A Data Register (DR) Refer to the CR, PR, SR and DR registers in Sec- tion 7.5.6for the bit definitions. 7.5.4.1 Master Configuration In a master configuration, the serial clock is gener- ated on the SCK pin. Procedure – Define the serial clock baud rate by setting/re- setting the DIV2 bit of PR register, by writing a prescaler value in the PR register and pro- gramming the SPR0 & SPR1 bits in the CR register. – Select the CPOL and CPHA bits to define one of the four relationships between the data transfer and the serial clock (see Figure 75). –The SS pin must be connected to a high level signal during the complete byte transmit se- quence. – The MSTR and SPOE bits must be set (they remain set only if the SS pin is connected to a high level signal). In this configuration the MOSI pin is a data output and to the MISO pin is a data input. Transmit Sequence The transmit sequence begins when a byte is writ- ten the DR register. The data byte is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MOSI pin most significant bit first. When data transfer is complete: – The SPIF bit is set by hardware – An interrupt is generated if the SPIS and SPIE bits are set. During the last clock cycle the SPIF bit is set, a copy of the data byte received in the shift register is moved to a buffer. When the DR register is read, the SPI peripheral returns this buffered value. Clearing the SPIF bit is performed by the following software sequence: 1. An access to the SR register while the SPIF bit is set 2. A write or a read of the DR register. Note: While the SPIF bit is set, all writes to the DR register are inhibited until the SR register is read. 9 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |