| 数据搜索系统,热门电子元器件搜索 |
|
STLC5432 数据表(PDF) 3 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC5432 数据表(HTML) 3 Page - STMicroelectronics |
|
3 / 46 page ![]() PIN DESCRIPTION (continued) Name Pin Type Function LCLK 23 I Local Clock : this clock input determines the data shift rate on the two digital multiplexes. This clock frequency can be indifferently 2048, 4096, 8192 or 16384kHz. Data Out and Data In rate is always 2048 kbit/s when Serial Interface microprocessor: an internal automatic mechanism divides by two the frequency if 4096 kHz. LFSR 24 I Local Frame Synchronization for the Receiver. This clock input defines the start of the frame on the digital multiplex Data (pin DOUT). This clock frequency can be indifferently 8 kHz or a submultiple of 8 kHz. LFSX 25 I Local Frame Synchronization for the Transmitter. This clock input defines the start of the frame on the digital multiplex Data (pin DIN). This clock frequency can be indifferently 8 kHz or a submultiple of 8 kHz. If submultiple of 8 kHz, LFSX defines the start of even frame on DIN. The TSO of this even frame will contain the Frame Alignment Signal (FAS) on the line. AL0, AL1 32 31 O O Alarm 0 Output, alarm 1 Output. These pins are open drain outputs which are normally in high impedance state. AL1 AL0 Alarm definitions Z Z Frame or Multiframe recovered, A bit received is 0. 0Volt Z Frame or Multiframe recovered, A bit received is 1 Z 0Volt Frame and Multiframe lost, AIS Alarm Indication Signal is detected. 0Volt 0Volt Frame and Multiframe lost, AIS Alarm Indication Signal is not detected. DPI 38 I DPI input: The internal DPLL is synchronized either by the signal applied on DPI input (if DPIS bit of CR5 register is = 0) or by the 2MHz clock recovered from the line. SA/RESET 2 I Stand Alone : When this pin is connected to 5 Volts, the device works without microprocessor. The configuration is given by the values per default of programmable registers. BRDI and BXDI must not be used. RESET: When this pin is put to 5 Volts during 100 ns at least every programmable register is reset (value per default). When this pin is set at zero Volt, the type of microprocessor is selected by P0, P1 pins. P0, P1 39, 43 I Processor interface. These two input pins define the microprocessor interface chosen. P1 P0 Microprocessor Interface ----------------------------------------------------------------------------------- 0 0 Serial Microprocessor Interface 0 1 ST9 Microprocessor Interface 1 0 Multiplexed Motorola processor interface 1 1 Multiplexed Intel processor interface AS/ALE 13 I Address Strobe/Address Latch Enable. Input CS 35 I Chip Select. A high level on this input selects the PRCD for a read write operation. R/W/WR 26 I Read/Write/Write Data. Input. DS/RD 21 I Data Strobe/Read Data. Input. A/D0 to A/D7 4 to 7; 27 to 30 I/O Address/Data 0 to 7. Input-Output. INT 8 O Interrupt Request. The signal is activated low when the PRCD requests an interrupt. It is an open drain output. STLC5432 3/46 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |