STLC5466 datasheet(106/130 Pages) STMICROELECTRONICS

106 / 130 page

STLC5466

106/130

CLOCK and TDMs TIMING

2.1

Synchronization signals delivered by the system

For one of three different input synchronizations which is programmed, FSCG and FSCV* signals deliv-

ered by the Multi-HDLC are in accordance with the figure hereafter:

Figure 2-1: Clocks received and delivered by the Multi-HDLC

Parameter

T min.

T typ

T max

Unit

Clock Period if 4096 kHz (3072)

Clock Period if 8192 kHz (6144)

239 (320)

120 (158)

244 (325)

122 (162)

249 (330)

125 (165)

Delay between Clock A and Clock B

- 60

+60

Set up time Frame A/CLOCK A

t1-10

Hold time Frame A (or B)/CLOCK A (or B)

t1-10

t4GCI

Duration of Frame A (or B)

125000-(t1-10)

Clock ratio t5h/t5l

75%

100%

125%

Duration of FSCG

488 (650)

CLOCK A

FRAME A or B

1) Sy Mode

Bit3

Bit1

Bit0

Bit7

Bit6

Bit5

Bit4

Time Slot 31 (if 2048 kbit/s)

Time Slot 0

2) GCI Mode

3) V* Mode

DIN 0/8, Echo

D0UT 0/7, CB

TDMO/7

FSCG delivered

by the circuit

FSC V* delivered

by the circuit

FRAME (A or B)

FRAME A (or B)

t5h t5l

t3 t4

t4 GCI

CLOCK B

If FS=FSCG

Time Slot 23 (if 1536 kbit/s)

The four Multiplex Configuration Registers are at zero (no delay).

STLC5466 数据表(PDF) 106 Page - STMicroelectronics

STLC5466 数据表(HTML) 106 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载