PC48F4400PLVB0 datasheet(78/102 Pages) NUMONYX

78 / 102 page

Numonyx™ Wireless Flash Memory (W18)

Datasheet

November 2007

Order Number: 290701-18

Numonyx™ Wireless Flash Memory (W18)

14.0

Set Read Configuration Register

The Set Read Configuration Register (RCR) command sets the burst order, frequency

configuration, burst length, and other parameters.

A two-bus cycle command sequence initiates this operation. The Read Configuration

bus cycles. The Set Read Configuration Register command is written along with the

configuration data (on the address bus). This is followed by a second write that

confirms the operation and again presents the Read Configuration Register data on the

address bus. The Read Configuration Register data is latched on the rising edge of

ADV#, CE#, or WE# (whichever occurs first). This command functions independently of

the applied VPP voltage. After executing this command, the device returns to read-array

mode. The Read Configuration Register’s contents can be examined by writing the Read

Identifier command and then reading location 05h. See Table 30 and Table 31.

Table 30: Read Configuration Register Summary

First Access Latency

Count

Burst Length

LC2

LC1

LC0

DOC

BL2

BL1

BL0

Table 31: Read Configuration Register Descriptions (Sheet 1 of 2)

Bit

Name

Description1

Notes

Read Mode

0 = Synchronous Burst Reads Enabled

1 = Asynchronous Reads Enabled (Default)

Reserved

13-11

LC[2:0]

First Access Latency Count

001 = Reserved

010 = Code 2

011 = Code 3

100 = Code 4

101 = Code 5

111 = Reserved (Default)

WAIT Signal Polarity

0 = WAIT signal is asserted low

1 = WAIT signal is asserted high (Default)

DOC

Data Output Configuration

0 = Hold Data for One Clock

1 = Hold Data for Two Clock (Default)

WC WAIT Configuration

0 = WAIT Asserted During Delay

1 = WAIT Asserted One Data Cycle before Delay (Default)

Burst Sequence

1 = Linear Burst Order (Default)

Clock Configuration

0 = Burst Starts and Data Output on Falling Clock Edge

1 = Burst Starts and Data Output on Rising Clock Edge (Default)

Reserved

PC48F4400PLVB0 数据表(PDF) 78 Page - Numonyx B.V

PC48F4400PLVB0 数据表(HTML) 78 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载