数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PC48F4400PLVB0 数据表(PDF) 82 Page - Numonyx B.V

部件名 PC48F4400PLVB0
功能描述  Numonyx Wireless Flash Memory (W18)
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUMONYX [Numonyx B.V]
网页  http://www.numonyx.com
标志 NUMONYX - Numonyx B.V

PC48F4400PLVB0 数据表(HTML) 82 Page - Numonyx B.V

Back Button PC48F4400PLVB0 Datasheet HTML 78Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 79Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 80Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 81Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 82Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 83Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 84Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 85Page - Numonyx B.V PC48F4400PLVB0 Datasheet HTML 86Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 102 page
background image
Numonyx™ Wireless Flash Memory (W18)
Datasheet
November 2007
82
Order Number: 290701-18
Numonyx™ Wireless Flash Memory (W18)
14.5
Data Hold (RCR[9])
The Data Output Configuration (DOC) bit (RCR[9]) determines whether a data word
remains valid on the data bus for one or two clock cycles. The processor’s minimum
data set-up time and the flash memory’s clock-to-data output delay determine whether
one or two clocks are needed.
A DOC set at 1-clock data hold corresponds to a 1-clock data cycle; a DOC set at 2-
clock data hold corresponds to a 2-clock data cycle. The setting of this configuration bit
depends on the system and CPU characteristics. For clarification, see Figure 39, “Data
Output Configuration with WAIT Signal Delay” on page 83.
A method for determining this configuration setting is shown below.
To set the device at 1-clock data hold for subsequent reads, the following condition
must be satisfied:
tCHQV (ns) + tDATA (ns) ≤ One CLK Period (ns)
As an example, use a clock frequency of 66 MHz and a clock period of 15 ns. Assume
the data output hold time is one clock. Apply this data to the formula above for the
subsequent reads:
11 ns + 4 ns ≤ 15 ns
This equation is satisfied, and data output will be available and valid at every clock
period. If tDATA is long, hold for two cycles.
During page-mode reads, the initial access time can be determined by the formula:
tADD-DELAY (ns) + tDATA (ns) + tAVQV (ns)
Subsequent reads in page mode are defined by:
tAPA (ns) + tDATA (ns)
(minimum time)
Table 34: WAIT Signal Conditions
CONDITION
WAIT
CE# = VIH
CE# = VIL
Tri-State
Active
OE#
No-Effect
Synchronous Array Read
Active
Synchronous Non-Array Read
Asserted
All Asynchronous Read and all Write
Asserted



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com