数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ORSPI4 数据表(PDF) 34 Page - Lattice Semiconductor

部件名 ORSPI4
功能描述  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

ORSPI4 数据表(HTML) 34 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 30Page - Lattice Semiconductor ORSPI4 Datasheet HTML 31Page - Lattice Semiconductor ORSPI4 Datasheet HTML 32Page - Lattice Semiconductor ORSPI4 Datasheet HTML 33Page - Lattice Semiconductor ORSPI4 Datasheet HTML 34Page - Lattice Semiconductor ORSPI4 Datasheet HTML 35Page - Lattice Semiconductor ORSPI4 Datasheet HTML 36Page - Lattice Semiconductor ORSPI4 Datasheet HTML 37Page - Lattice Semiconductor ORSPI4 Datasheet HTML 38Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
34
Status
I/Os
SPIA_TX32_PORT_ID[7:0]
Core
→FPGA
Port number of the currently serviced SPI4 data port. The value can either
be the actual SPI4 value or a programmed user value. Further details are
provided in the TX Calendar Control Logic description.
SPIA_TX32_STAT[1:0]
Core
→FPGA
Status of the SPI4 port currently being serviced. These signals can be
used in conjunction with the SPIA_TX32_PORT_ID signal to police trans-
mit traffic congestion for a particular SPI4 port.
SPIA_TX32_BURST_VAL[3:0]
Core
→FPGA
Indicates the number of SPI4 cycles for which the currently active port will
be serviced. Each cycle indicates an attempt to read 128 bits of data from
the respective FIFO partition.
ATREFCLK_F
Core
→FPGA
Transmit reference clock. This clock signal is 1/4th the SPI4 clock. This sig-
nal can be used to synchronize FPGA application logic to the FPSC logic.
SPIA_TREFCLK_X8
FPGA
→ Core
Quarter-rate Transmit reference clock. This FPGA-sourced clock reference
must be 2x the desired Transmit SPI4 line clock rate. When not operating
the Transmit SPI4 core in Quarter-rate mode, this signal should be tied off.
Ex: For a 100 MHz Transmit SPI4 line clock, SPIA_TREFCLK_X8 from the
FPGA must be 200 MHz.
Misc.
I/Os
SPI_SATM_A
FPGA
→ Core ‘0’ - Incoming ATSCLK is assumed to be edge-aligned with the data and
centered to the data eye within the chip.
‘1’ - Incoming ATSCLK is assumed to be skewed with respect to the data
off-chip.
Table 2. SPIA Core Transmit FPGA Interface in 32-Bit Mode (Continued)
DPRAM
FPGA Interface I/Os
Direction
From/To
Description
Note: For SPIB replace A with B



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com