数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ORSPI4 数据表(PDF) 100 Page - Lattice Semiconductor

部件名 ORSPI4
功能描述  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

ORSPI4 数据表(HTML) 100 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 96Page - Lattice Semiconductor ORSPI4 Datasheet HTML 97Page - Lattice Semiconductor ORSPI4 Datasheet HTML 98Page - Lattice Semiconductor ORSPI4 Datasheet HTML 99Page - Lattice Semiconductor ORSPI4 Datasheet HTML 100Page - Lattice Semiconductor ORSPI4 Datasheet HTML 101Page - Lattice Semiconductor ORSPI4 Datasheet HTML 102Page - Lattice Semiconductor ORSPI4 Datasheet HTML 103Page - Lattice Semiconductor ORSPI4 Datasheet HTML 104Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 100 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
100
Figure 44. Low-Speed Near End Loopback (Excluding High-Speed Blocks)
SPI4 Error Insertion Capabilities
The SPI4 blocks support the following error insertion options for testing:
• DIP-4 odd parity is calculated over data and control words on the TX side. Under software control, DIP-4 errors
can be forced by inverting the DIP-4 parity bits. This is done by setting TX_FORCE_DIP4_ERR bit to ‘1’ (Address
30915 in SPIA and 30A15 in SPIB).
• DIP-2 odd parity is calculated over the status frames on the RX side. Under software control, DIP-2 errors can be
forced by inverting the DIP-2 parity bits. This feature can be enabled by setting RX_FORCE_DIP2_ERR to ‘1’
(Address 30915 in SPIA and 30A15 in SPIB).
SPI4 Status Reporting Capabilities
The following status information will be reported through status registers. Most status registers also cause inter-
rupts. The interrupts can be masked by the corresponding interrupt enables.
• DIP-4, DIP-2 errors (These cause interrupts). The associated register status bits are:
– RX_ALGN_OFF_STS, TX_STATUS_LOF_STS, RX_DIP4_ERR_STS, TX_DIP2_ERR_STS
• DIP-4, DIP-2 error counters. These are 8-bit counters. The status registers are:
– RX_DIP4_ERR_CNT, TX_DIP2_ERR_CNT
• Deskew status and error from high-speed RX side. These cause an interrupt. The associated register status bits
are:
– RX_DSKW_DONE_STS, RX_DSKW_ERR_STS
– DPRAM FIFO overruns and underruns (RX and TX DPRAM memories). These can cause an interrupt.
– SPIA or SPIB Receive PLL Loss of lock indicator. The associated register bit is
–RX_PLL_LOL_STS
TDAT[15:0]
TCTL
TDCLK
SPI4 I/F
TDO
TREFCLK
TSTAT[1:0]
TSCLK
RDAT[15:0]
RCTL
RDCLK
RDI
RSTAT[1:0]
RSCLK
TDP
128-bit
data+ctl
b
TSP
clk
DPRAMs
+ associated
logic
Port write
Sequencer
TX
RDP
RSP
DPRAMs
+ associated
logic
Port Status
Sequencer
clk
128-bit
data+ctl
clk
RX
Embedded Core



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com