数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ORSPI4 数据表(PDF) 94 Page - Lattice Semiconductor

部件名 ORSPI4
功能描述  Dual SPI4 Interface and High-Speed SERDES FPSC
PDF  263 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LATTICE [Lattice Semiconductor]
网页  http://www.latticesemi.com
标志 LATTICE - Lattice Semiconductor

ORSPI4 数据表(HTML) 94 Page - Lattice Semiconductor

Back Button ORSPI4 Datasheet HTML 90Page - Lattice Semiconductor ORSPI4 Datasheet HTML 91Page - Lattice Semiconductor ORSPI4 Datasheet HTML 92Page - Lattice Semiconductor ORSPI4 Datasheet HTML 93Page - Lattice Semiconductor ORSPI4 Datasheet HTML 94Page - Lattice Semiconductor ORSPI4 Datasheet HTML 95Page - Lattice Semiconductor ORSPI4 Datasheet HTML 96Page - Lattice Semiconductor ORSPI4 Datasheet HTML 97Page - Lattice Semiconductor ORSPI4 Datasheet HTML 98Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 94 / 263 page
background image
Lattice Semiconductor
ORCA ORSPI4 Data Sheet
94
SPIA_RX128_FIFO_EMPTY flag is ‘1’ and RX_DPRAM_EMPTY_TYPE_SELA[0:3] software register bits in
address 30920 are set to ‘1’, it implies that the FIFO has 15 128-bit words left (1/4 * 64 locations - 1).
As shown in Figure 41, the ERR signal indicates that the corresponding packet is in error. The ERR signal can be
asserted by the ORSPI4 core several clock cycles before EOP and remains asserted until the clock cycle when
EOP is asserted. However, the user is always required to use the ERR signal in conjunction with the EOP signal.
Irrespective of the ERR signal being asserted, the core always transmits the entire packet. Thus, it is relevant for
the user application to sample the ERR signal simultaneously with EOP. Users should also be aware that this is in
asymmetry with the transmit SPI4 core’s behavior. In the transmit direction, user always asserts ERR signal during
an EOP only. Thus, if any loopback is performed from the receive SPI4 (A or B) to the transmit SPI4 (A or B), the
user should ensure that the received ERR signal is not wired directly to the corresponding transmit ERR signal, but
follows the transmit protocol of providing an ERR signal only in the same clock cycle as an EOP and not earlier.
Figure 39. Read Timing with ASTOP_ON_EOP Deasserted - 128-Bit Aggregation Mode
….
12
3
4
5
6
FIFO size = 64
SPIA_RX128_CLK
SPIA_RX128_RD
SPIA_RX128_ADDR
n
p
Address changed
when penultimate
word is read from FIFO n
SPIA_RX128_EMPTY
FIFO empty
for address p
Indicates
FIFO has 15
words left
SPIA_RX128_DATA
….
Data read 2 cycles after
Address changed to p
2 cycles after
read enable
SPIA_RX128_PORTID
Port ID
Port ID
SPIA_RX128_SOP
SPIA_RX128_EOP
hffff
….
hffff
hffff
hffff
SPIA_RX128_BE
SPIA_RX128_ERR
ASTOP_ON_EOP
D0
D1
D63
D62
D2
P0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com