数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STV0118 数据表(PDF) 10 Page - STMicroelectronics

部件名 STV0118
功能描述  PAL/NTSC HIGH PERFORMANCE DIGITAL ENCODER
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STV0118 数据表(HTML) 10 Page - STMicroelectronics

Back Button STV0118 Datasheet HTML 6Page - STMicroelectronics STV0118 Datasheet HTML 7Page - STMicroelectronics STV0118 Datasheet HTML 8Page - STMicroelectronics STV0118 Datasheet HTML 9Page - STMicroelectronics STV0118 Datasheet HTML 10Page - STMicroelectronics STV0118 Datasheet HTML 11Page - STMicroelectronics STV0118 Datasheet HTML 12Page - STMicroelectronics STV0118 Datasheet HTML 13Page - STMicroelectronics STV0118 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 42 page
background image
a
0
H
d
b
c1
(bit ”aline” = 0)
c2
(bit ”aline” = 1)
Full Digital Line Encoding
(720 Pixels - 1440T)
”Analog” Line Encoding
(710 Pixels - 1420T)
a
NTSC-M
5.38
µs(even lines)
5.52
µs(odd lines)
PAL-BDGHI
5.54
µs (A-type)
5.66
µs (B-type)
PAL-N
5.54
µs (A-type)
5.66
µs (B-type)
PAL-M
5.73
µs (A-type)
5.87
µs (B-type)
These are typical values.
Actual values will depend on the static offset programmed for subcarrier generation.
b
1.56
µs
c1
c2
8.8
µs
9.3
µs
d
9 Cycles of 3.58MHz
1.28
µs
9.3
µs
10.1
µs
10 Cycles of 4.43MHz
1.28
µs
9.3
µs
10.1
µs
9 Cycles of 3.58MHz
1.28
µs
9.3
µs
10.1
µs
9 Cycles of 3.58MHz
Figure 8 : Horizontal Blanking Interval and Active Video Timings
IV - FUNCTIONAL DESCRIPTION (continued)
IV.3 - Reset Procedure
Ahardware reset is performed by grounding the pin
NRESET. The master clock must be running and
pin NRESET kept low for a minimum of 5 clock
cycles. This sets the STV0118 in HSYNC+ODDEV
(line-locked) slave mode, for NTSC-M, interlaced
ITU-R601 encoding. Closed-captioning and
Teletext encoding are all disabled.
Then the configuration can be customized by wri-
ting into the appropriate registers. A few registers
are never reset, their contents is unknown until the
first loading (refer to the Register Contents and
Description).
It is also possible to perform a software reset by
setting bit’softreset’ in Reg 6. The IC’s response in
that case is similar to its response after a hardware
reset, except that Configuration Registers
(Reg 0 to 6) and a few other registers (see descrip-
tion of bit ‘softreset’) are not altered .
STV0118
10/42



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com