数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS3218IPZP 数据表(PDF) 54 Page - Texas Instruments

部件名 TAS3218IPZP
功能描述  DIGITAL AUDIO PROCESSOR WITH ANALOG INTERFACE
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TAS3218IPZP 数据表(HTML) 54 Page - Texas Instruments

Back Button TAS3218IPZP Datasheet HTML 50Page - Texas Instruments TAS3218IPZP Datasheet HTML 51Page - Texas Instruments TAS3218IPZP Datasheet HTML 52Page - Texas Instruments TAS3218IPZP Datasheet HTML 53Page - Texas Instruments TAS3218IPZP Datasheet HTML 54Page - Texas Instruments TAS3218IPZP Datasheet HTML 55Page - Texas Instruments TAS3218IPZP Datasheet HTML 56Page - Texas Instruments TAS3218IPZP Datasheet HTML 57Page - Texas Instruments TAS3218IPZP Datasheet HTML 58Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 54 / 79 page
background image
Slave I
2C Load RAM Block Formats
TAS3218
SLES235 – JULY 2008 ....................................................................................................................................................................................................... www.ti.com
Table 13. DSP Data RAM Block Structure
STARTING
DATA BLOCK FORMAT
SIZE
VALUE
NOTES
BYTE
Checksum MSB
0
2 byte
Checksum of byte 2 through N + 12
Checksum LSB
Header ID byte 1
0x00
2
2 byte
Must be 0x001F
Header ID byte 2
0x1F
Micro program RAM or micro external
4
Memory to be loaded
1 byte
0x04
data RAM
5
0x00
1 byte
0x00
Unused
Start memory address
MSB
If this is a termination header, this
6
2 byte
value is 0000
Start memory address
LSB
Total number of byte
transferred MSB
8
2 byte
Header (12) + data (N) + checksum (4)
Total number of byte
transferred LSB
10
0x00
1 byte
0x00
Unused
11
0x00
1 byte
0x00
Unused
Data byte 1 (LSB)
Data word 1 D7D0
Data byte 2
D15D8
Data byte 3
D23D16
12
6 byte
Data byte 4 (MSB)
D31D24
Data byte 5
D39D32
Data byte 6 (MSB)
D47D40
Data byte 7 (LSB)
Data byte 8
Data byte 9
18
6 byte
Data word 2
Data byte 10
Data byte 11
Data byte 12 (MSB)
0x00
0x00
Repeated checksum byte 2 through N
N + 12
6 byte
+11
Checksum MSB
Checksum LSB
The slave I2C bus permits the system controller to load the TAS3218 memories as an alternative to using the
master download from an external memory device via the I2C master bus. The transfer is performed by writing to
two I2C registers (0x04 and 0x05). The first register holds the header information, and the second register holds
eight bytes of data. Figure 39 shows the I2C slave download flow.
I2C slave download register format are described in Table 14 to Table 18. The I2C slave download process is
terminated when a termination header with zero length byte count field is received.
54
Submit Documentation Feedback
Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): TAS3218



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com