TAS3218IPZP datasheet(7/79 Pages) TI

7 / 79 page

SAP

Audio

processing

Control

2 C

8051

A - MUX

10 :1

2CH

ADC

10 chstereo

Analog

Inputs

DAC

Mod

6CH

DAC

SPDIF

HPAMP

SDIN 1

SDIN 2

SDIN 3

HPOUTL / R

SAP

OUT

SDOUT 1

SCL1

SDA1

SCL 2

SDA2

GPIO 1-4

SPDIFOUT /

SDOUT 2

3:1

MUX

SPDIFIN

MUTEZ

DACOUT 1L/ R

DACOUT 2L/ R

MCLKIN

SCLKIN

LRCLKIN

MCLKOUT

SCLKOUT

LRCLKOUT

A- MUX

11:1

SCLKI

LRCLKI

LINEOUT 1L/R

10 chstereo

Clock

Control

OSC

512Fs

AVSS

TBD

512 Fs

10pf

AVSS

External

ASRC

MCLKO

SCLKO

LRCLKO

SDO 1

SDO 2

SDO 3

SDIN1A

SDIN2B

SDIN3B

SDIN4B

SCLKA

LRCLKA

MCLKA

SCLKB

LRCLKB

MCLKB

MUX

MCLKI

SCLKI

LRCLKI

MUX

SDI1

SDI2

SDI3

Clocks

TAS3218

www.ti.com ....................................................................................................................................................................................................... SLES235 – JULY 2008

Figure 2. Interface to External ASRC

The TAS3218 can be configured as either the clock master or clock slave depending on the settings in the clock

configuration register. By default, the TAS3218 is configured as the clock master. Figure 3 shows the block

diagram of the TAS3218 clocks

Submit Documentation Feedback

Product Folder Link(s): TAS3218

TAS3218IPZP 数据表(PDF) 7 Page - Texas Instruments

TAS3218IPZP 数据表(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

数据表下载